linux-kernel - Re: [RESEND PATCH 1/2] dt-bindings: soc: altera: Move altera.yaml from arm to soc

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <9a28308b-2ca6-4206-a22d-9615cd1dfabb@kernel.org>
Date: Wed, 3 Dec 2025 08:30:28 +0100
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Dinh Nguyen <dinguyen@...nel.org>
Cc: robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
 devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [RESEND PATCH 1/2] dt-bindings: soc: altera: Move altera.yaml
 from arm to soc

On 02/12/2025 22:04, Dinh Nguyen wrote:
> 
> 
> On 11/26/25 03:46, Krzysztof Kozlowski wrote:
>> On Tue, Nov 25, 2025 at 07:40:02AM -0600, Dinh Nguyen wrote:
>>> All Altera boards can hosts soft core CPUs like NIOS V or a RISC V, so
>>
>> Please send it with the user of this change, so with DTS for RISC-V or
>> NIOS-V.
>>
>> This alone is not really correct, if all compatibles here are for ARM
>> and nothing in commit msg said that any compatible is not for ARM...
>> unless you claim that each of these SoCs are multi-arch?
>>
> 
> The SoCFPGA devices can house both the hardened ARM cluster running 

But "can" does not mean "does". None of the boards here do host. If they
do, it must be clearly expressed that you documented RISC-V under ARM.

> simultaneously with a number of soft Nios V cores in the FPGA fabric. 
> They may be running independently or working together through shared 
> memory or shared peripheral IO. I think that would be a qualify as a 
> multi-arch device.

Again, we speak ONLY about these few, very specific boards. Not SoCs.

> 
>  From what we've seen of multi-arch use cases, there are separate DTS 
> files for the soft-core CPU unit. Can you elaborate by what DTS you'd 
> like to see to accomodate this change?

We do not discuss DTS at all here.

Best regards,
Krzysztof