[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20251203094147.6429-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
Date: Wed, 3 Dec 2025 09:41:45 +0000
From: Prabhakar <prabhakar.csengg@...il.com>
To: Geert Uytterhoeven <geert+renesas@...der.be>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>
Cc: linux-renesas-soc@...r.kernel.org,
linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org,
Prabhakar <prabhakar.csengg@...il.com>,
Biju Das <biju.das.jz@...renesas.com>,
Fabrizio Castro <fabrizio.castro.jz@...esas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Subject: [PATCH 0/2] Add RSCI clock entries for RZ/V2N and RZ/V2H(P)
From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Hi All,
This patch series adds clock and reset entries for the RSCI IPs in
RZ/V2N and RZ/V2H(P) SoCs.
Cheers,
Prabhakar
Lad Prabhakar (2):
clk: renesas: r9a09g056: Add entries for RSCIs
clk: renesas: r9a09g057: Add entries for RSCIs
drivers/clk/renesas/r9a09g056-cpg.c | 126 ++++++++++++++++++++++++++++
drivers/clk/renesas/r9a09g057-cpg.c | 126 ++++++++++++++++++++++++++++
2 files changed, 252 insertions(+)
--
2.52.0
Powered by blists - more mailing lists