linux-kernel - [PATCH v2 0/4] Add Altera Agilex5 DWC3 support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <cover.1765249127.git.adrianhoyin.ng@altera.com>
Date: Tue,  9 Dec 2025 14:25:07 +0800
From: adrianhoyin.ng@...era.com
To: gregkh@...uxfoundation.org,
	robh@...nel.org,
	krzk+dt@...nel.org,
	conor+dt@...nel.org,
	dinguyen@...nel.org,
	Thinh.Nguyen@...opsys.com,
	devicetree@...r.kernel.org,
	linux-usb@...r.kernel.org,
	linux-kernel@...r.kernel.org
Cc: adrianhoyin.ng@...era.com
Subject: [PATCH v2 0/4] Add Altera Agilex5 DWC3 support

From: Adrian Ng Ho Yin <adrianhoyin.ng@...era.com>

Agilex5 integrates a Synopsys DesignWare USB3 controller via a
SoC-specific wrapper that requires dedicated clock, reset, PHY, and
optional SMMU integration. In addition, the Agilex5 has a 40-bit DMA 
address bus limitation. When SMMU is enabled, using the default 64-bit
DMA mask can result in address truncation and subsequent translation
faults. This series addresses that limitation by allowing the glue
driver to constrain the DMA mask appropriately.

This series adds a device tree binding for the Agilex5 DWC3 wrapper and
introduces the corresponding USB3.1 controller node in the Agilex5 SoC
and SoCDK device trees. As the SoCDK only exposes the USB3.1 interface,
the unused USB0 node is removed. The series also extends the dwc3
generic platform driver with Agilex5-specific configuration support,
including limiting the DMA addressable width to 40 bits to avoid DMA
faults when SMMU is enabled.

---
changelog:
v1->v2:
* Update new binding name to match compatible.
* Update binding to use single node instead of parent child node structure.
* Update binding according to comments from maintainer.
* Split USB3 and USB2 changes in dts into separate commits.
* Update to use flattened model and use dwc3-generic-plat driver instead of
  dwc3-of-simple driver.
* Add dma_addressable_bits as a dwc3 property which is set by the glue driver
  which is used to configure the dma mask in the core driver.

v1 patch link:
https://lore.kernel.org/all/cover.1762839776.git.adrianhoyin.ng@altera.com/
---

Adrian Ng Ho Yin (4):
  dt-bindings: usb: dwc3: Add support for Altera Agilex5 DWC3
  arm64: dts: intel: agilex5: Add USB3.1 support for Agilex5 SoCDK
  arm64: dts: intel: agilex5: Remove usb0 in Agilex5 SoCDK
  usb: dwc3: Add support for Agilex5 in dwc3-generic-platform driver

 .../bindings/usb/altr,agilex5-dwc3.yaml       | 96 +++++++++++++++++++
 .../arm64/boot/dts/intel/socfpga_agilex5.dtsi | 18 ++++
 .../boot/dts/intel/socfpga_agilex5_socdk.dts  |  4 +-
 drivers/usb/dwc3/core.c                       |  6 +-
 drivers/usb/dwc3/core.h                       |  5 +
 drivers/usb/dwc3/dwc3-generic-plat.c          | 20 +++-
 6 files changed, 145 insertions(+), 4 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/usb/altr,agilex5-dwc3.yaml

-- 
2.49.GIT