[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <ukl7rhthpfz5pw7pdeacplnaybq7txrkcnji5v5md6lazkw5bm@in5q3lilm5ug>
Date: Wed, 10 Dec 2025 06:05:28 +0200
From: Dmitry Baryshkov <dmitry.baryshkov@....qualcomm.com>
To: Wesley Cheng <wesley.cheng@....qualcomm.com>
Cc: krzk+dt@...nel.org, abel.vesa@...aro.org, conor+dt@...nel.org,
vkoul@...nel.org, robh@...nel.org, linux-arm-msm@...r.kernel.org,
linux-phy@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, Abel Vesa <abelvesa@...nel.org>
Subject: Re: [PATCH v8 9/9] phy: qualcomm: qmp-combo: Add DP offsets and
settings for Glymur platforms
On Tue, Dec 09, 2025 at 03:09:45PM -0800, Wesley Cheng wrote:
> From: Abel Vesa <abelvesa@...nel.org>
>
> Starting with Glymur, the PCIe and DP PHYs qserdes register offsets differ
> for the same version number. So in order to be able to differentiate
> between them, add these ones with DP prefix.
>
> Add the necessary PHY setting tables for enabling the DP path within the
> QMP subsystem. Introduced some new callbacks for v8 specific sequences,
> such as for clock configurations based on the different link speeds.
>
> Wesley Cheng added some updated settings from the hardware programming
> guides on existing PHY tables and clock settings.
>
> Co-developed-by: Wesley Cheng <wesley.cheng@....qualcomm.com>
> Signed-off-by: Abel Vesa <abel.vesa@...aro.org>
> Signed-off-by: Wesley Cheng <wesley.cheng@....qualcomm.com>
> ---
> drivers/phy/qualcomm/phy-qcom-qmp-combo.c | 355 ++++++++++++++++++++-
> drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v8.h | 25 ++
> .../phy/qualcomm/phy-qcom-qmp-dp-qserdes-com-v8.h | 52 +++
> 3 files changed, 428 insertions(+), 4 deletions(-)
>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@....qualcomm.com>
--
With best wishes
Dmitry
Powered by blists - more mailing lists