linux-kernel - Re: [PATCH v4 06/19] soc: mediatek: Add runtime PM and top clocks and async controls for MMSYS

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <9b88f8f2dc6450c137291e082986e478e8f941a8.camel@mediatek.com>
Date: Wed, 17 Dec 2025 07:57:33 +0000
From: Paul-pl Chen (陳柏霖) <Paul-pl.Chen@...iatek.com>
To: CK Hu (胡俊光) <ck.hu@...iatek.com>,
	"robh@...nel.org" <robh@...nel.org>, "krzk+dt@...nel.org"
	<krzk+dt@...nel.org>, "conor+dt@...nel.org" <conor+dt@...nel.org>,
	"chunkuang.hu@...nel.org" <chunkuang.hu@...nel.org>, "AngeloGioacchino Del
 Regno" <angelogioacchino.delregno@...labora.com>
CC: Sunny Shen (沈姍姍) <Sunny.Shen@...iatek.com>,
	Sirius Wang (王皓昱) <Sirius.Wang@...iatek.com>,
	Nancy Lin (林欣螢) <Nancy.Lin@...iatek.com>,
	Xiandong Wang (王先冬)
	<Xiandong.Wang@...iatek.com>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>, Project_Global_Chrome_Upstream_Group
	<Project_Global_Chrome_Upstream_Group@...iatek.com>,
	"dri-devel@...ts.freedesktop.org" <dri-devel@...ts.freedesktop.org>,
	"linux-mediatek@...ts.infradead.org" <linux-mediatek@...ts.infradead.org>,
	Jason-JH Lin (林睿祥) <Jason-JH.Lin@...iatek.com>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
	"fshao@...omium.org" <fshao@...omium.org>, "p.zabel@...gutronix.de"
	<p.zabel@...gutronix.de>, Singo Chang (張興國)
	<Singo.Chang@...iatek.com>, "linux-arm-kernel@...ts.infradead.org"
	<linux-arm-kernel@...ts.infradead.org>, "matthias.bgg@...il.com"
	<matthias.bgg@...il.com>, "treapking@...omium.org" <treapking@...omium.org>
Subject: Re: [PATCH v4 06/19] soc: mediatek: Add runtime PM and top clocks and
 async controls for MMSYS

On Tue, 2025-09-16 at 03:03 +0000, CK Hu (胡俊光) wrote:
> On Thu, 2025-08-28 at 16:07 +0800, Paul Chen wrote:
> > From: Nancy Lin <nancy.lin@...iatek.com>
> > 
> > - Add initialization of top clocks and async clocks for each MMSYS.
> > - Add PM runtime control and new functions to manage these clocks.
> > - Add functions to set these clocks according to the default
> >   configuration of the corresponding MMSYS.
> 
> This patch include 3 things:
> 1. Add runtime PM
> 2. top clock control
> 3. async control
> 
> I would like you to separate these to different patch.
> 
> > 
> > Sure I will seperate it to three different patch.
> > Signed-off-by: Nancy Lin <nancy.lin@...iatek.com>
> > Signed-off-by: Paul-pl Chen <paul-pl.chen@...iatek.com>
> > ---
> 
> [snip]
> 
> > +
> > +int mtk_mmsys_ddp_clk_enable(struct device *dev, enum
> > mtk_ddp_comp_id comp_id)
> 
> This is to control async clock, so change the function name to
> 
> mtk_mmsys_async_clk_enable()
> 
> 
> OK Got it.
> > +{
> > +	struct mtk_mmsys *mmsys = dev_get_drvdata(dev);
> > +	const struct mtk_mmsys_async_info *async = mmsys->data-
> > >async_info;
> > +
> > +	int i;
> > +
> > +	if (!mmsys->data->num_async_info)
> 
> for-loop would check this, so drop this.
> 
Sure, I will drop this condition check.
> > +		return 0;
> > +
> > +	for (i = 0; i < mmsys->data->num_async_info; i++)
> > +		if (comp_id == async[i].comp_id)
> > +			return clk_prepare_enable(mmsys-
> > >async_clk[async[i].index]);
> > +	return 0;
> > +}
> > +EXPORT_SYMBOL_GPL(mtk_mmsys_ddp_clk_enable);
> > +
> > +void mtk_mmsys_ddp_clk_disable(struct device *dev, enum
> > mtk_ddp_comp_id comp_id)
> > +{
> > +	struct mtk_mmsys *mmsys = dev_get_drvdata(dev);
> > +	const struct mtk_mmsys_async_info *async = mmsys->data-
> > >async_info;
> > +	int i;
> > +
> > +	if (!mmsys->data->num_async_info)
> 
> for-loop would check this, so drop this.
> 
> Sure, I will drop this condition check.
> 
> > +		return;
> > +
> > +	for (i = 0; i < mmsys->data->num_async_info; i++)
> > +		if (comp_id == async[i].comp_id)
> > +			clk_disable_unprepare(mmsys-
> > >async_clk[async[i].index]);
> > +}
> > +EXPORT_SYMBOL_GPL(mtk_mmsys_ddp_clk_disable);
> > +
> > +void mtk_mmsys_ddp_config(struct device *dev, enum mtk_ddp_comp_id
> > comp_id,
> > +			  int width, int height, struct cmdq_pkt
> > *cmdq_pkt)
> 
> This is to control async. So change the function name to
> 
> mtk_mmsys_async_config()
> 
> > +{
> > +	struct mtk_mmsys *mmsys = dev_get_drvdata(dev);
> > +	const struct mtk_mmsys_async_info *async = mmsys->data-
> > >async_info;
> > +	int i;
> > +	u32 val;
> > +
> > +	if (!mmsys->data->num_async_info)
> 
> If mmsys->data->num_async_info = 0, then i = 0, and it would return
> below.
> So this checking is redundant.
> 
> > +		return;
> > +
> > +	for (i = 0; i < mmsys->data->num_async_info; i++)
> > +		if (comp_id == async[i].comp_id)
> > +			break;
> > +
> > +	if (i == mmsys->data->num_async_info)
> > +		return;
> > +
> > +	val = FIELD_PREP(GENMASK(31, 16), height);
> > +	val |= FIELD_PREP(GENMASK(15, 0), width);
> > +	mtk_mmsys_update_bits(mmsys, async[i].offset,
> > async[i].mask, val, cmdq_pkt);
> > +}
> > +EXPORT_SYMBOL_GPL(mtk_mmsys_ddp_config);
> > +
> > +void mtk_mmsys_default_config(struct device *dev)
> 
> Why not do this when mmsys probe?

> 
> 
> The mtk_mmsys_default_config is also using at DP Suspnd /Resume.
Hence, we need to keep the default config setting at here.

Best, Paul-pl Chen

> 
>  
> 
> Regards,
> CK
> 
> > +{
> > +	struct mtk_mmsys *mmsys = dev_get_drvdata(dev);
> > +	const struct mtk_mmsys_default *def_config = mmsys->data-
> > >def_config;
> > +	int i;
> > +
> > +	if (!mmsys->data->num_def_config)
> > +		return;
> > +
> > +	for (i = 0; i < mmsys->data->num_def_config; i++)
> > +		mtk_mmsys_update_bits(mmsys, def_config[i].offset,
> > def_config[i].mask,
> > +				      def_config[i].val, NULL);
> > +}
> > +EXPORT_SYMBOL_GPL(mtk_mmsys_default_config);
> > +
> 
>