[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20251218154412.1524249-2-alexander.stein@ew.tq-group.com>
Date: Thu, 18 Dec 2025 16:44:08 +0100
From: Alexander Stein <alexander.stein@...tq-group.com>
To: Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Geert Uytterhoeven <geert+renesas@...der.be>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Peter Chen <peter.chen@...nel.org>,
Pawel Laszczak <pawell@...ence.com>,
Roger Quadros <rogerq@...nel.org>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Shawn Guo <shawnguo@...nel.org>,
Sascha Hauer <s.hauer@...gutronix.de>,
Pengutronix Kernel Team <kernel@...gutronix.de>,
Fabio Estevam <festevam@...il.com>,
Magnus Damm <magnus.damm@...il.com>,
Marek Vasut <marex@...x.de>
Cc: Alexander Stein <alexander.stein@...tq-group.com>,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
linux-renesas-soc@...r.kernel.org,
linux-clk@...r.kernel.org,
linux-usb@...r.kernel.org,
imx@...ts.linux.dev,
linux-arm-kernel@...ts.infradead.org,
linux@...tq-group.com
Subject: [PATCH 6/6] arm64: dts: imx8qm-tqma8qm-mba8x: Disable Cortex-A72 cluster
Due to missing workaround for "ERR050104: Arm/A53: Cache coherency issue"
disable the whole Cortex-A72 cluster.
Signed-off-by: Alexander Stein <alexander.stein@...tq-group.com>
---
.../dts/freescale/imx8qm-tqma8qm-mba8x.dts | 39 -------------------
.../boot/dts/freescale/imx8qm-tqma8qm.dtsi | 13 +++++--
2 files changed, 10 insertions(+), 42 deletions(-)
diff --git a/arch/arm64/boot/dts/freescale/imx8qm-tqma8qm-mba8x.dts b/arch/arm64/boot/dts/freescale/imx8qm-tqma8qm-mba8x.dts
index ba19c3c17c496..4a5ab14ddc550 100644
--- a/arch/arm64/boot/dts/freescale/imx8qm-tqma8qm-mba8x.dts
+++ b/arch/arm64/boot/dts/freescale/imx8qm-tqma8qm-mba8x.dts
@@ -296,45 +296,6 @@ map3 {
};
};
};
-
- cpu1-thermal {
- trips {
- soc_active1_0: trip-active0 {
- temperature = <40000>;
- hysteresis = <5000>;
- type = "active";
- };
-
- soc_active1_1: trip-active1 {
- temperature = <48000>;
- hysteresis = <3000>;
- type = "active";
- };
-
- soc_active1_2: trip-active2 {
- temperature = <60000>;
- hysteresis = <10000>;
- type = "active";
- };
- };
-
- cooling-maps {
- map1 {
- trip = <&soc_active1_0>;
- cooling-device = <&fan0 1 1>;
- };
-
- map2 {
- trip = <&soc_active1_1>;
- cooling-device = <&fan0 2 2>;
- };
-
- map3 {
- trip = <&soc_active1_2>;
- cooling-device = <&fan0 3 3>;
- };
- };
- };
};
};
diff --git a/arch/arm64/boot/dts/freescale/imx8qm-tqma8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-tqma8qm.dtsi
index 718c792259a65..57d06817aab63 100644
--- a/arch/arm64/boot/dts/freescale/imx8qm-tqma8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qm-tqma8qm.dtsi
@@ -11,6 +11,13 @@ / {
model = "TQ-Systems i.MX8QM TQMa8QM";
compatible = "tq,imx8qm-tqma8qm", "fsl,imx8qm";
+ /* Due to missing workaround for ERR050104 */
+ cpus {
+ /delete-node/ cpu-map;
+ /delete-node/ cpu@100;
+ /delete-node/ cpu@101;
+ };
+
memory@...00000 {
device_type = "memory";
/*
@@ -171,6 +178,8 @@ &mu2_m0 {
};
&thermal_zones {
+ /delete-node/ cpu1-thermal;
+
pmic0-thermal {
polling-delay-passive = <250>;
polling-delay = <2000>;
@@ -196,9 +205,7 @@ map0 {
<&A53_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
<&A53_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
<&A53_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
- <&A53_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
- <&A72_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
- <&A72_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+ <&A53_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
};
--
2.43.0
Powered by blists - more mailing lists