| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20251219095409.1395587-2-gary.yang@cixtech.com>
Date: Fri, 19 Dec 2025 17:54:08 +0800
From: Gary Yang <gary.yang@...tech.com>
To: peter.chen@...tech.com,
fugang.duan@...tech.com,
robh@...nel.org,
krzk+dt@...nel.org,
conor+dt@...nel.org
Cc: linux-cix-kernel-upstream@...tech.com,
linux-arm-kernel@...ts.infradead.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Gary Yang <gary.yang@...tech.com>
Subject: [PATCH v1 1/2] dt-bindings: arm: cix: add OrangePi 6 Plus board
OrangePi 6 Plus adopts CIX CD8180/CD8160 SoC,
built-in 12-core 64-bit processor + NPU processor,
integrated graphics processor, equipped with 16GB/32GB/64GB
LPDDR5, and provides two M.2 KEY-M interfaces 2280 for NVMe SSD,
as well as SPI FLASH and TF slots to meet the needs of fast
read/write and high-capacity storage;
Signed-off-by: Gary Yang <gary.yang@...tech.com>
---
Documentation/devicetree/bindings/arm/cix.yaml | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/cix.yaml b/Documentation/devicetree/bindings/arm/cix.yaml
index 114dab4bc4d2..92fb4ad7b5d8 100644
--- a/Documentation/devicetree/bindings/arm/cix.yaml
+++ b/Documentation/devicetree/bindings/arm/cix.yaml
@@ -21,6 +21,11 @@ properties:
- const: radxa,orion-o6
- const: cix,sky1
+ - description: OrangePi 6 Plus
+ items:
+ - const: OrangePi,6p
+ - const: cix,sky1
+
additionalProperties: true
...
--
2.49.0
Powered by blists - more mailing lists