lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20251219122103-GYD1958363@gentoo.org>
Date: Fri, 19 Dec 2025 20:21:03 +0800
From: Yixun Lan <dlan@...too.org>
To: Alex Elder <elder@...cstar.com>
Cc: robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
	pjw@...nel.org, palmer@...belt.com, aou@...s.berkeley.edu,
	alex@...ti.fr, guodong@...cstar.com, devicetree@...r.kernel.org,
	linux-riscv@...ts.infradead.org, spacemit@...ts.linux.dev,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH v7 5/5] riscv: dts: spacemit: PCIe and PHY-related updates


On 09:12 Thu 18 Dec     , Alex Elder wrote:
> Define PCIe and PHY-related Device Tree nodes for the SpacemiT K1 SoC.
> 
> Enable the combo PHY and the two PCIe-only PHYs on the Banana Pi BPI-F3
> board.  The combo PHY is used for USB on this board, and that will be
> enabled when USB 3 support is accepted.
> 
> The combo PHY must perform a calibration step to determine configuration
> values used by the PCIe-only PHYs.  As a result, it must be enabled if
> either of the other two PHYs is enabled.
> 
> Signed-off-by: Alex Elder <elder@...cstar.com>
for this patch

Reviewed-by: Yixun Lan <dlan@...too.org>

-- 
Yixun Lan (dlan)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ