[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <0c9456b1-d7c8-4a90-ac21-fa2e5ee4a170@linux.dev>
Date: Sun, 28 Dec 2025 22:27:48 +0800
From: Zenghui Yu <zenghui.yu@...ux.dev>
To: Jinqian Yang <yangjinqian1@...wei.com>
Cc: catalin.marinas@....com, will@...nel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
wangzhou1@...ilicon.com, shenjian15@...wei.com, linuxarm@...wei.com
Subject: Re: [PATCH] arm64: Add support for TSV110 Spectre-BHB mitigation
On 2025/12/27 17:24, Jinqian Yang wrote:
> The TSV110 processor is vulnerable to the Spectre-BHB (Branch History
> Buffer) attack, which can be exploited to leak information through
> branch prediction side channels. This commit adds the MIDR of TSV110
> to the list for software mitigation.
>
> Signed-off-by: Jinqian Yang <yangjinqian1@...wei.com>
> ---
> arch/arm64/kernel/proton-pack.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/arch/arm64/kernel/proton-pack.c b/arch/arm64/kernel/proton-pack.c
> index 80a580e019c5..b3801f532b10 100644
> --- a/arch/arm64/kernel/proton-pack.c
> +++ b/arch/arm64/kernel/proton-pack.c
> @@ -887,6 +887,7 @@ static u8 spectre_bhb_loop_affected(void)
> MIDR_ALL_VERSIONS(MIDR_CORTEX_X2),
> MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N2),
> MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V1),
> + MIDR_ALL_VERSIONS(MIDR_HISI_TSV110),
> {},
> };
> static const struct midr_range spectre_bhb_k24_list[] = {
Looks good, thanks!
Reviewed-by: Zenghui Yu <zenghui.yu@...ux.dev>
Zenghui
Powered by blists - more mailing lists