[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <34c13225-efc4-410d-bc47-21efc262a078@oss.qualcomm.com>
Date: Wed, 7 Jan 2026 12:48:09 +0100
From: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
To: Jie Gan <jie.gan@....qualcomm.com>,
Bjorn Andersson
<andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Tingwei Zhang <tingwei.zhang@....qualcomm.com>
Cc: linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] arm64: dts: qcom: glymur: add coresight nodes
On 1/5/26 2:34 AM, Jie Gan wrote:
>
>
> On 1/2/2026 8:20 PM, Konrad Dybcio wrote:
>> On 12/30/25 3:10 AM, Jie Gan wrote:
>>> Add CoreSight nodes to enable trace paths like TPDM->ETF/STM->ETF.
>>> These devices are part of the AOSS, CDSP, QDSS, PCIe5, TraceNoc and
>>> some small subsystems, such as GCC, IPCC, PMU and so on.
>>>
>>> Signed-off-by: Jie Gan <jie.gan@....qualcomm.com>
>>> ---
>>
>> 0x1121f000 - 0x1121f000 seem to have different/wrong names
For the record, Jie notified me offline that the documentation I was
referring to was misleading..
Konrad
Powered by blists - more mailing lists