lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f8e2177a-2aeb-43b6-aea7-ca1c571c9928@oss.qualcomm.com>
Date: Thu, 8 Jan 2026 15:09:30 +0100
From: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
To: yuanjie yang <yuanjie.yang@....qualcomm.com>, andersson@...nel.org,
        robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org
Cc: linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org, tingwei.zhang@....qualcomm.com
Subject: Re: [PATCH v2 1/2] arm64: dts: qcom: talos: switch to interrupt-cells
 4 to add PPI partitions



On 1/8/26 2:38 PM, Konrad Dybcio wrote:
> 
> 
> On 1/8/26 10:25 AM, yuanjie yang wrote:
>> From: Yuanjie Yang <yuanjie.yang@....qualcomm.com>
>>
>> The ARM PMUs shares the same per-cpu (PPI) interrupt, so we need to switch
>> to interrupt-cells = <4> in the GIC node to allow adding an interrupt
>> partition map phandle as the 4th cell value for GIC_PPI interrupts.
>>
>> Signed-off-by: Yuanjie Yang <yuanjie.yang@....qualcomm.com>
>> ---
> 
> Reviewed-by: Konrad Dybcio <konrad.dybcio@....qualcomm.com>

Sorry for the sloppy trailer from the wrong email, let me try once again:

Reviewed-by: Konrad Dybcio <konrad.dybcio@....qualcomm.com>

Konrad


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ