lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID:
 <TYCPR01MB113322F3C6A7C71C20F4B42868685A@TYCPR01MB11332.jpnprd01.prod.outlook.com>
Date: Thu, 8 Jan 2026 11:33:41 +0000
From: Biju Das <biju.das.jz@...renesas.com>
To: geert <geert@...ux-m68k.org>, biju.das.au <biju.das.au@...il.com>
CC: Michael Turquette <mturquette@...libre.com>, Philipp Zabel
	<p.zabel@...gutronix.de>, Stephen Boyd <sboyd@...nel.org>,
	"linux-renesas-soc@...r.kernel.org" <linux-renesas-soc@...r.kernel.org>,
	"linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, Prabhakar
 Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>
Subject: RE: [PATCH 2/2] clk: renesas: rzv2h: Deassert reset on assert timeout

Hi Geert,

Thanks for the feedback

> -----Original Message-----
> From: Geert Uytterhoeven <geert@...ux-m68k.org>
> Sent: 07 January 2026 11:18
> Subject: Re: [PATCH 2/2] clk: renesas: rzv2h: Deassert reset on assert timeout
> 
> Hi Biju,
> 
> On Mon, 8 Dec 2025 at 11:14, Biju <biju.das.au@...il.com> wrote:
> > From: Biju Das <biju.das.jz@...renesas.com>
> >
> > If the assert() fails due to timeout error, set the reset register bit
> > back to deasserted state. This change is needed especially for
> > handling assert error in suspend() callback that expect the device to
> > be in operational state in case of failure.
> >
> > Signed-off-by: Biju Das <biju.das.jz@...renesas.com>
> 
> Thanks for your patch!
> 
> Reviewed-by: Geert Uytterhoeven <geert+renesas@...der.be>
> 
> > --- a/drivers/clk/renesas/rzv2h-cpg.c
> > +++ b/drivers/clk/renesas/rzv2h-cpg.c
> > @@ -1366,8 +1366,11 @@ static int __rzv2h_cpg_assert(struct
> > reset_controller_dev *rcdev,
> >
> >         ret = readl_poll_timeout_atomic(priv->base + reg, value,
> >                                         assert == !!(value & mask), 10, 200);
> > -       if (ret && !assert) {
> > +       if (ret) {
> >                 value = mask << 16;
> > +               if (assert)
> > +                       value |= mask;
> > +
> 
> Same here: if readl_poll_timeout_atomic() would use its own
> variable:

OK will do in next version.

Cheers,
Biju

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ