linux-kernel - Re: [PATCH v2 1/1] arm64: dts: renesas: rzg3e-smarc-som: Enable I3C support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <aWEcGqXgQSZwn23S@tom-desktop>
Date: Fri, 9 Jan 2026 16:17:46 +0100
From: Tommaso Merciai <tommaso.merciai.xr@...renesas.com>
To: tomm.merciai@...il.com
Cc: linux-renesas-soc@...r.kernel.org, biju.das.jz@...renesas.com,
	wsa+renesas@...g-engineering.com,
	Geert Uytterhoeven <geert+renesas@...der.be>,
	Magnus Damm <magnus.damm@...il.com>, Rob Herring <robh@...nel.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>, devicetree@...r.kernel.org,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 1/1] arm64: dts: renesas: rzg3e-smarc-som: Enable I3C
 support

Hi Geert,

Gentle ping on this patch.

Thanks,
Tommaso


On Thu, Nov 20, 2025 at 12:51:39PM +0100, Tommaso Merciai wrote:
> Enable I3C on RZ/G3E SMARC SoM.
> 
> Signed-off-by: Tommaso Merciai <tommaso.merciai.xr@...renesas.com>
> ---
> v1->v2:
>  - Dropped overlay and moved I3C support (pure bus mode) directly to the
>    rzg3e-smarc-som.dtsi as suggested by Wolfram Sang.
>  - Removed alias as suggested by Wolfram Sang.
> 
>  arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi | 14 ++++++++++++++
>  1 file changed, 14 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi b/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi
> index 7faa44510d98..f05b9fec05f0 100644
> --- a/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi
> +++ b/arch/arm64/boot/dts/renesas/rzg3e-smarc-som.dtsi
> @@ -122,6 +122,14 @@ raa215300: pmic@12 {
>  	};
>  };
>  
> +&i3c {
> +	pinctrl-0 = <&i3c_pins>;
> +	pinctrl-names = "default";
> +	i2c-scl-hz = <400000>;
> +	i3c-scl-hz = <12500000>;
> +	status = "okay";
> +};
> +
>  &mdio0 {
>  	phy0: ethernet-phy@7 {
>  		compatible = "ethernet-phy-id0022.1640",
> @@ -219,6 +227,12 @@ i2c2_pins: i2c {
>  			 <RZG3E_PORT_PINMUX(3, 5, 1)>; /* SDA2 */
>  	};
>  
> +	i3c_pins: i3c {
> +		pinmux = <RZG3E_PORT_PINMUX(2, 0, 2)>, /* I3C0_SCL */
> +			 <RZG3E_PORT_PINMUX(2, 1, 2)>; /* I3C0_SDA */
> +		drive-push-pull;
> +	};
> +
>  	rtc_irq_pin: rtc-irq {
>  		pins = "PS1";
>  		bias-pull-up;
> -- 
> 2.43.0
>