[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20260109090224.3105465-5-himanshu.chauhan@oss.qualcomm.com>
Date: Fri, 9 Jan 2026 14:32:18 +0530
From: Himanshu Chauhan <himanshu.chauhan@....qualcomm.com>
To: linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-acpi@...r.kernel.org, linux-efi@...r.kernel.org,
acpica-devel@...ts.linux.dev, paul.walmsley@...ive.com,
palmer@...belt.com, lenb@...nel.org, james.morse@....com,
tony.luck@...el.com, ardb@...nel.org, conor@...nel.org,
cleger@...osinc.com, robert.moore@...el.com, sunilvl@....qualcomm.com,
anup.patel@....qualcomm.com
Cc: Himanshu Chauhan <himanshu.chauhan@....qualcomm.com>
Subject: [PATCH v3 04/10] riscv: Add fixmap indices for GHES IRQ and SSE contexts
GHES error handling requires fixmap entries for IRQ notifications.
Add fixmap indices for IRQ, SSE Low and High priority notifications.
Signed-off-by: Himanshu Chauhan <himanshu.chauhan@....qualcomm.com>
Reviewed-By: Clément Léger <cleger@...osinc.com>
---
arch/riscv/include/asm/fixmap.h | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/riscv/include/asm/fixmap.h b/arch/riscv/include/asm/fixmap.h
index 0a55099bb734..e874fd952286 100644
--- a/arch/riscv/include/asm/fixmap.h
+++ b/arch/riscv/include/asm/fixmap.h
@@ -38,6 +38,14 @@ enum fixed_addresses {
FIX_TEXT_POKE0,
FIX_EARLYCON_MEM_BASE,
+#ifdef CONFIG_ACPI_APEI_GHES
+ /* Used for GHES mapping from assorted contexts */
+ FIX_APEI_GHES_IRQ,
+#ifdef CONFIG_RISCV_SBI_SSE
+ FIX_APEI_GHES_SSE_LOW_PRIORITY,
+ FIX_APEI_GHES_SSE_HIGH_PRIORITY,
+#endif /* CONFIG_RISCV_SBI_SSE */
+#endif /* CONFIG_ACPI_APEI_GHES */
__end_of_permanent_fixed_addresses,
/*
* Temporary boot-time mappings, used by early_ioremap(),
--
2.43.0
Powered by blists - more mailing lists