[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20260112074948.GA101138@francesco-nb>
Date: Mon, 12 Jan 2026 08:49:48 +0100
From: Francesco Dolcini <francesco@...cini.it>
To: Siddharth Vadapalli <s-vadapalli@...com>, trini@...sulko.com,
u-boot@...ts.denx.de
Cc: nm@...com, vigneshr@...com, kristo@...nel.org, robh@...nel.org,
krzk+dt@...nel.org, conor+dt@...nel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
srk@...com
Subject: Re: [PATCH] arm64: dts: ti: k3-*: Replace rgmii-rxid with rgmii-id
for CPSW ports
+Tom +U-Boot ML
Hello Siddharth,
On Sat, Oct 25, 2025 at 01:07:59PM +0530, Siddharth Vadapalli wrote:
> The MAC Ports across all of the CPSW instances (CPSW2G, CPSW3G, CPSW5G and
> CPSW9G) present in various K3 SoCs only support the 'RGMII-ID' mode. This
> correction has been implemented/enforced by the updates to:
> a) Device-Tree binding for CPSW [0]
> b) Driver for CPSW [1]
> c) Driver for CPSW MAC Port's GMII [2]
>
> To complete the transition from 'RGMII-RXID' to 'RGMII-ID', update the
> 'phy-mode' property for all CPSW ports by replacing 'rgmii-rxid' with
> 'rgmii-id'.
>
> [0]: commit 9b357ea52523 ("dt-bindings: net: ti: k3-am654-cpsw-nuss: update phy-mode in example")
> [1]: commit ca13b249f291 ("net: ethernet: ti: am65-cpsw: fixup PHY mode for fixed RGMII TX delay")
> [2]: commit a22d3b0d49d4 ("phy: ti: gmii-sel: Always write the RGMII ID setting")
What about U-Boot?
I just noticed this in today U-Boot master:
RGMII mode without internal TX delay unsupported; please fix your Device Tree
and I think this is coming from the DTS update from Linux to U-Boot.
Can you look into that?
Francesco
Powered by blists - more mailing lists