linux-kernel - Re: [PATCH v4 01/11] dt-bindings: riscv: add SpacemiT X100 CPU compatible

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <006317ae-dec7-a893-372b-c68afe35863e@kernel.org>
Date: Wed, 14 Jan 2026 16:27:56 -0700 (MST)
From: Paul Walmsley <pjw@...nel.org>
To: Guodong Xu <guodong@...cstar.com>
cc: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, 
    Conor Dooley <conor+dt@...nel.org>, Paul Walmsley <pjw@...nel.org>, 
    Palmer Dabbelt <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>, 
    Alexandre Ghiti <alex@...ti.fr>, Yixun Lan <dlan@...too.org>, 
    Daniel Lezcano <daniel.lezcano@...aro.org>, 
    Thomas Gleixner <tglx@...utronix.de>, 
    Samuel Holland <samuel.holland@...ive.com>, 
    Anup Patel <anup@...infault.org>, 
    Greg Kroah-Hartman <gregkh@...uxfoundation.org>, 
    Jiri Slaby <jirislaby@...nel.org>, Lubomir Rintel <lkundrak@...sk>, 
    Yangyu Chen <cyy@...self.name>, Paul Walmsley <paul.walmsley@...ive.com>, 
    Conor Dooley <conor@...nel.org>, Heinrich Schuchardt <xypron.glpk@....de>, 
    Kevin Meng Zhang <zhangmeng.kevin@...ux.spacemit.com>, 
    Andrew Jones <ajones@...tanamicro.com>, devicetree@...r.kernel.org, 
    linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org, 
    spacemit@...ts.linux.dev, linux-serial@...r.kernel.org, 
    Krzysztof Kozlowski <krzysztof.kozlowski@....qualcomm.com>, 
    Heinrich Schuchardt <heinrich.schuchardt@...onical.com>
Subject: Re: [PATCH v4 01/11] dt-bindings: riscv: add SpacemiT X100 CPU
 compatible

On Sat, 10 Jan 2026, Guodong Xu wrote:

> Add compatible string for the SpacemiT X100 core. [1]
> 
> The X100 is a 64-bit RVA23-compliant RISC-V core from SpacemiT. X100
> supports the RISC-V vector and hypervisor extensions and all mandatory
> extersions as required by the RVA23U64 and RVA23S64 profiles, per the
> definition in 'RVA23 Profile, Version 1.0'. [2]
> 
> >From a microarchieture viewpoint, the X100 features a 4-issue
> out-of-order pipeline.
> 
> X100 is used in SpacemiT K3 SoC.
> 
> Link: https://www.spacemit.com/en/spacemit-x100-core/ [1]
> Link: https://docs.riscv.org/reference/profiles/rva23/_attachments/rva23-profile.pdf [2]
> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@....qualcomm.com>
> Reviewed-by: Yixun Lan <dlan@...too.org>
> Reviewed-by: Heinrich Schuchardt <heinrich.schuchardt@...onical.com>
> Signed-off-by: Guodong Xu <guodong@...cstar.com>

(just for completeness, since I acked the older version)

Acked-by: Paul Walmsley <pjw@...nel.org>


- Paul