linux-kernel - Re: [tip: irq/drivers] irqchip/loongson-eiointc: Adjust irqchip driver for 32BIT/64BIT

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <780bbd8b.3cf4c.19bd161b63e.Coremail.chenhuacai@loongson.cn>
Date: Sun, 18 Jan 2026 21:53:20 +0800 (GMT+08:00)
From: 陈华才 <chenhuacai@...ngson.cn>
To: linux-kernel@...r.kernel.org
Cc: linux-tip-commits@...r.kernel.org,
	"Jiaxun Yang" <jiaxun.yang@...goat.com>,
	"Thomas Gleixner" <tglx@...nel.org>, x86@...nel.org
Subject: Re: [tip: irq/drivers] irqchip/loongson-eiointc: Adjust irqchip
 driver for 32BIT/64BIT

Hi, Thomas,


> -----原始邮件-----
> 发件人: "tip-bot2 for Huacai Chen" <tip-bot2@...utronix.de>
> 发送时间:2026-01-18 21:41:56 (星期日)
> 收件人: linux-tip-commits@...r.kernel.org
> 抄送: "Jiaxun Yang" <jiaxun.yang@...goat.com>, "Huacai Chen" <chenhuacai@...ngson.cn>, "Thomas Gleixner" <tglx@...nel.org>, x86@...nel.org, linux-kernel@...r.kernel.org
> 主题: [tip: irq/drivers] irqchip/loongson-eiointc: Adjust irqchip driver for 32BIT/64BIT
> 
> The following commit has been merged into the irq/drivers branch of tip:
> 
> Commit-ID:     61fb5e517ec457c76211f03ab0b379882248706d
> Gitweb:        https://git.kernel.org/tip/61fb5e517ec457c76211f03ab0b379882248706d
> Author:        Huacai Chen <chenhuacai@...ngson.cn>
> AuthorDate:    Tue, 13 Jan 2026 16:59:36 +08:00
> Committer:     Thomas Gleixner <tglx@...nel.org>
> CommitterDate: Sun, 18 Jan 2026 14:39:17 +01:00
> 
> irqchip/loongson-eiointc: Adjust irqchip driver for 32BIT/64BIT
> 
> iocsr_read64()/iocsr_write64() are only available on 64BIT LoongArch
> platform, so add and use a pair of helpers, i.e. read_isr()/write_isr()
> instead to make the driver work on both 32BIT and 64BIT platforms.
> 
> This makes eoiintc_enable() a no-op for 32-bit as it is only required on
> 64-bit systems.
Here is a typo, eoiintc should be eiointc. If it is not too late please consider to fix it...

Huacai

> 
> [ tglx: Make the helpers inline and fixup the variable declaration order ]
> 
> Co-developed-by: Jiaxun Yang <jiaxun.yang@...goat.com>
> Signed-off-by: Jiaxun Yang <jiaxun.yang@...goat.com>
> Signed-off-by: Huacai Chen <chenhuacai@...ngson.cn>
> Signed-off-by: Thomas Gleixner <tglx@...nel.org>
> Link: https://patch.msgid.link/20260113085940.3344837-4-chenhuacai@loongson.cn
> ---
>  drivers/irqchip/irq-loongson-eiointc.c | 36 ++++++++++++++++++++-----
>  1 file changed, 30 insertions(+), 6 deletions(-)
> 
> diff --git a/drivers/irqchip/irq-loongson-eiointc.c b/drivers/irqchip/irq-loongson-eiointc.c
> index ad21056..37e7e1f 100644
> --- a/drivers/irqchip/irq-loongson-eiointc.c
> +++ b/drivers/irqchip/irq-loongson-eiointc.c
> @@ -37,9 +37,9 @@
>  #define  EXTIOI_ENABLE_INT_ENCODE      BIT(2)
>  #define  EXTIOI_ENABLE_CPU_ENCODE      BIT(3)
>  
> -#define VEC_REG_COUNT		4
> -#define VEC_COUNT_PER_REG	64
> -#define VEC_COUNT		(VEC_REG_COUNT * VEC_COUNT_PER_REG)
> +#define VEC_COUNT		256
> +#define VEC_COUNT_PER_REG	BITS_PER_LONG
> +#define VEC_REG_COUNT		(VEC_COUNT / BITS_PER_LONG)
>  #define VEC_REG_IDX(irq_id)	((irq_id) / VEC_COUNT_PER_REG)
>  #define VEC_REG_BIT(irq_id)     ((irq_id) % VEC_COUNT_PER_REG)
>  #define EIOINTC_ALL_ENABLE	0xffffffff
> @@ -85,11 +85,13 @@ static struct eiointc_priv *eiointc_priv[MAX_IO_PICS];
>  
>  static void eiointc_enable(void)
>  {
> +#ifdef CONFIG_MACH_LOONGSON64
>  	uint64_t misc;
>  
>  	misc = iocsr_read64(LOONGARCH_IOCSR_MISC_FUNC);
>  	misc |= IOCSR_MISC_FUNC_EXT_IOI_EN;
>  	iocsr_write64(misc, LOONGARCH_IOCSR_MISC_FUNC);
> +#endif
>  }
>  
>  static int cpu_to_eio_node(int cpu)
> @@ -281,12 +283,34 @@ static int eiointc_router_init(unsigned int cpu)
>  	return 0;
>  }
>  
> +#if VEC_COUNT_PER_REG == 32
> +static inline unsigned long read_isr(int i)
> +{
> +	return iocsr_read32(EIOINTC_REG_ISR + (i << 2));
> +}
> +
> +static inline void write_isr(int i, unsigned long val)
> +{
> +	iocsr_write32(val, EIOINTC_REG_ISR + (i << 2));
> +}
> +#else
> +static inline unsigned long read_isr(int i)
> +{
> +	return iocsr_read64(EIOINTC_REG_ISR + (i << 3));
> +}
> +
> +static inline void write_isr(int i, unsigned long val)
> +{
> +	iocsr_write64(val, EIOINTC_REG_ISR + (i << 3));
> +}
> +#endif
> +
>  static void eiointc_irq_dispatch(struct irq_desc *desc)
>  {
>  	struct eiointc_ip_route *info = irq_desc_get_handler_data(desc);
>  	struct irq_chip *chip = irq_desc_get_chip(desc);
> +	unsigned long pending;
>  	bool handled = false;
> -	u64 pending;
>  	int i;
>  
>  	chained_irq_enter(chip, desc);
> @@ -299,14 +323,14 @@ static void eiointc_irq_dispatch(struct irq_desc *desc)
>  	 * read ISR for these 64 interrupt vectors rather than all vectors
>  	 */
>  	for (i = info->start; i < info->end; i++) {
> -		pending = iocsr_read64(EIOINTC_REG_ISR + (i << 3));
> +		pending = read_isr(i);
>  
>  		/* Skip handling if pending bitmap is zero */
>  		if (!pending)
>  			continue;
>  
>  		/* Clear the IRQs */
> -		iocsr_write64(pending, EIOINTC_REG_ISR + (i << 3));
> +		write_isr(i, pending);
>  		while (pending) {
>  			int bit = __ffs(pending);
>  			int irq = bit + VEC_COUNT_PER_REG * i;


本邮件及其附件含有龙芯中科的商业秘密信息，仅限于发送给上面地址中列出的个人或群组。禁止任何其他人以任何形式使用（包括但不限于全部或部分地泄露、复制或散发）本邮件及其附件中的信息。如果您错收本邮件，请您立即电话或邮件通知发件人并删除本邮件。 
This email and its attachments contain confidential information from Loongson Technology , which is intended only for the person or entity whose address is listed above. Any use of the information contained herein in any way (including, but not limited to, total or partial disclosure, reproduction or dissemination) by persons other than the intended recipient(s) is prohibited. If you receive this email in error, please notify the sender by phone or email immediately and delete it.