[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <jsatarcn3ahtj2gyc3kqjtjydlrxlx2fk4ufxylvujf4nxrvyw@x5gkaeqg34mj>
Date: Tue, 20 Jan 2026 19:01:41 +0530
From: Manivannan Sadhasivam <mani@...nel.org>
To: Ram Kumar Dwivedi <ram.dwivedi@....qualcomm.com>
Cc: alim.akhtar@...sung.com, avri.altman@....com, bvanassche@....org,
robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
James.Bottomley@...senpartnership.com, martin.petersen@...cle.com, linux-arm-msm@...r.kernel.org,
linux-scsi@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Anjana Hari <anjana.hari@....qualcomm.com>
Subject: Re: [PATCH V5 2/4] dt-bindings: ufs: Document bindings for SA8255P
UFS Host Controller
On Tue, Jan 13, 2026 at 01:30:44PM +0530, Ram Kumar Dwivedi wrote:
> Document the device tree bindings for UFS host controller on
> Qualcomm SA8255P platform which integrates firmware-managed
> resources.
>
> The platform firmware implements the SCMI server and manages
> resources such as the PHY, clocks, regulators and resets via the
> SCMI power protocol. As a result, the OS-visible DT only describes
> the controller’s MMIO, interrupt, IOMMU and power-domain interfaces.
>
> The generic "qcom,ufshc" and "jedec,ufs-2.0" compatible strings are
> removed from the binding, since this firmware managed design won't
> be compatible with the drivers doing full resource management.
>
> Co-developed-by: Anjana Hari <anjana.hari@....qualcomm.com>
> Signed-off-by: Anjana Hari <anjana.hari@....qualcomm.com>
> Signed-off-by: Ram Kumar Dwivedi <ram.dwivedi@....qualcomm.com>
Acked-by: Manivannan Sadhasivam <mani@...nel.org>
- Mani
> ---
> .../bindings/ufs/qcom,sa8255p-ufshc.yaml | 56 +++++++++++++++++++
> 1 file changed, 56 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/ufs/qcom,sa8255p-ufshc.yaml
>
> diff --git a/Documentation/devicetree/bindings/ufs/qcom,sa8255p-ufshc.yaml b/Documentation/devicetree/bindings/ufs/qcom,sa8255p-ufshc.yaml
> new file mode 100644
> index 000000000000..75fae9f1eba7
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/ufs/qcom,sa8255p-ufshc.yaml
> @@ -0,0 +1,56 @@
> +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/ufs/qcom,sa8255p-ufshc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Qualcomm SA8255P UFS Host Controller
> +
> +maintainers:
> + - Ram Kumar Dwivedi <ram.dwivedi@....qualcomm.com>
> +
> +properties:
> + compatible:
> + const: qcom,sa8255p-ufshc
> +
> + reg:
> + maxItems: 1
> +
> + interrupts:
> + maxItems: 1
> +
> + iommus:
> + maxItems: 1
> +
> + dma-coherent: true
> +
> + power-domains:
> + maxItems: 1
> +
> +required:
> + - compatible
> + - reg
> + - interrupts
> + - power-domains
> + - iommus
> + - dma-coherent
> +
> +allOf:
> + - $ref: ufs-common.yaml
> +
> +unevaluatedProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> + ufshc@...4000 {
> + compatible = "qcom,sa8255p-ufshc";
> + reg = <0x01d84000 0x3000>;
> + interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
> + lanes-per-direction = <2>;
> +
> + iommus = <&apps_smmu 0x100 0x0>;
> + power-domains = <&scmi3_pd 0>;
> + dma-coherent;
> + };
> --
> 2.34.1
>
--
மணிவண்ணன் சதாசிவம்
Powered by blists - more mailing lists