lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
 <TYCPR01MB12093C5413ACF724B91F34B83C289A@TYCPR01MB12093.jpnprd01.prod.outlook.com>
Date: Tue, 20 Jan 2026 17:23:56 +0000
From: Fabrizio Castro <fabrizio.castro.jz@...esas.com>
To: Ovidiu Panait <ovidiu.panait.rb@...esas.com>, "geert+renesas@...der.be"
	<geert+renesas@...der.be>, magnus.damm <magnus.damm@...il.com>,
	"robh@...nel.org" <robh@...nel.org>, "krzk+dt@...nel.org"
	<krzk+dt@...nel.org>, "conor+dt@...nel.org" <conor+dt@...nel.org>,
	"mturquette@...libre.com" <mturquette@...libre.com>, "sboyd@...nel.org"
	<sboyd@...nel.org>, Biju Das <biju.das.jz@...renesas.com>
CC: "linux-renesas-soc@...r.kernel.org" <linux-renesas-soc@...r.kernel.org>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>
Subject: RE: [PATCH v2 4/5] arm64: dts: renesas: r9a09g057h44-rzv2h-evk: Add
 versa3 clock generator node

> From: Ovidiu Panait <ovidiu.panait.rb@...esas.com>
> Sent: 20 January 2026 15:06
> To: geert+renesas@...der.be; magnus.damm <magnus.damm@...il.com>; robh@...nel.org; krzk+dt@...nel.org;
> conor+dt@...nel.org; mturquette@...libre.com; sboyd@...nel.org; Biju Das <biju.das.jz@...renesas.com>;
> Fabrizio Castro <fabrizio.castro.jz@...esas.com>
> Cc: linux-renesas-soc@...r.kernel.org; devicetree@...r.kernel.org; linux-kernel@...r.kernel.org; linux-
> clk@...r.kernel.org
> Subject: [PATCH v2 4/5] arm64: dts: renesas: r9a09g057h44-rzv2h-evk: Add versa3 clock generator node
> 
> Add versa3 clock generator node. It provides clocks for the RTC, PCIe
> and audio devices.
> 
> Signed-off-by: Ovidiu Panait <ovidiu.panait.rb@...esas.com>

Reviewed-by: Fabrizio Castro <fabrizio.castro.jz@...esas.com>

> ---
> v2 changes: None.
> 
>  .../dts/renesas/r9a09g057h44-rzv2h-evk.dts    | 25 +++++++++++++++++++
>  1 file changed, 25 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/renesas/r9a09g057h44-rzv2h-evk.dts
> b/arch/arm64/boot/dts/renesas/r9a09g057h44-rzv2h-evk.dts
> index dc4577ebf2e9..4a70e0707b38 100644
> --- a/arch/arm64/boot/dts/renesas/r9a09g057h44-rzv2h-evk.dts
> +++ b/arch/arm64/boot/dts/renesas/r9a09g057h44-rzv2h-evk.dts
> @@ -108,6 +108,12 @@ vqmmc_sdhi1: regulator-vccq-sdhi1 {
>  		states = <3300000 0>, <1800000 1>;
>  	};
> 
> +	x1: x1-clock {
> +		compatible = "fixed-clock";
> +		#clock-cells = <0>;
> +		clock-frequency = <24000000>;
> +	};
> +
>  	/* 32.768kHz crystal */
>  	x6: x6-clock {
>  		compatible = "fixed-clock";
> @@ -277,6 +283,25 @@ raa215300: pmic@12 {
>  		clocks = <&x6>;
>  		clock-names = "xin";
>  	};
> +
> +	versa3: clock-generator@69 {
> +		compatible = "renesas,5l35023";
> +		reg = <0x69>;
> +		clocks = <&x1>;
> +		#clock-cells = <1>;
> +		assigned-clocks = <&versa3 0>,
> +				  <&versa3 1>,
> +				  <&versa3 2>,
> +				  <&versa3 3>,
> +				  <&versa3 4>,
> +				  <&versa3 5>;
> +		assigned-clock-rates = <24000000>,
> +				       <24576000>,
> +				       <32768>,
> +				       <22579200>,
> +				       <100000000>,
> +				       <100000000>;
> +	};
>  };
> 
>  &mdio0 {
> --
> 2.51.0


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ