lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <176896207692.1787158.10124540284354506229.robh@kernel.org>
Date: Tue, 20 Jan 2026 20:21:17 -0600
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Icenowy Zheng <zhengxingda@...as.ac.cn>
Cc: Neil Armstrong <neil.armstrong@...aro.org>,
	Luca Ceresoli <luca.ceresoli@...tlin.com>,
	Simona Vetter <simona@...ll.ch>,
	Philipp Zabel <p.zabel@...gutronix.de>,
	Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
	devicetree@...r.kernel.org, David Airlie <airlied@...il.com>,
	Michal Wilczynski <m.wilczynski@...sung.com>,
	Guo Ren <guoren@...nel.org>, Drew Fustini <fustini@...nel.org>,
	Maxime Ripard <mripard@...nel.org>,
	Andrzej Hajda <andrzej.hajda@...el.com>,
	Icenowy Zheng <uwu@...nowy.me>, Robert Foss <rfoss@...nel.org>,
	dri-devel@...ts.freedesktop.org, Fu Wei <wefu@...hat.com>,
	Jonas Karlman <jonas@...boo.se>,
	Laurent Pinchart <Laurent.pinchart@...asonboard.com>,
	Han Gao <rabenda.cn@...il.com>, linux-riscv@...ts.infradead.org,
	Dmitry Baryshkov <lumag@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	linux-kernel@...r.kernel.org,
	Thomas Zimmermann <tzimmermann@...e.de>, Yao Zi <ziyao@...root.org>,
	Jernej Skrabec <jernej.skrabec@...il.com>
Subject: Re: [PATCH v5 2/9] dt-bindings: display: add verisilicon,dc


On Fri, 16 Jan 2026 12:37:39 +0800, Icenowy Zheng wrote:
> From: Icenowy Zheng <uwu@...nowy.me>
> 
> Verisilicon has a series of display controllers prefixed with DC and
> with self-identification facility like their GC series GPUs.
> 
> Add a device tree binding for it.
> 
> Depends on the specific DC model, it can have either one or two display
> outputs, and each display output could be set to DPI signal or "DP"
> signal (which seems to be some plain parallel bus to HDMI controllers).
> 
> Signed-off-by: Icenowy Zheng <uwu@...nowy.me>
> Signed-off-by: Icenowy Zheng <zhengxingda@...as.ac.cn>
> ---
> Changes in v5:
> - Dropped the requirement of port@0.
> - Dropped the if clause for TH1520, which seems to be not needed because
>   of implicit DT binding rules.
> 
> Changes in v4:
> - Added a comment for "verisilicon,dc" that says the ID/revision is
>   discoverable via registers.
> - Removed clock minItems constraint w/o specific compatible strings.
> 
> Changes in v3:
> - Added SoC-specific compatible string, and arm the binding with clock /
>   port checking for the specific SoC (with a 2-output DC).
> 
> Changes in v2:
> - Fixed misspelt "versilicon" in title.
> - Moved minItems in clock properties to be earlier than items.
> - Re-aligned multi-line clocks and resets in example.
> 
>  .../bindings/display/verisilicon,dc.yaml      | 122 ++++++++++++++++++
>  1 file changed, 122 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/display/verisilicon,dc.yaml
> 

Reviewed-by: Rob Herring (Arm) <robh@...nel.org>


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ