linux-kernel - [PATCH v5 0/3] Coresight TMC-ETR: refactor the tmc-etr mode and some cleanups

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <20260121101543.2017014-1-wangyushan12@huawei.com>
Date: Wed, 21 Jan 2026 18:15:40 +0800
From: Yushan Wang <wangyushan12@...wei.com>
To: <suzuki.poulose@....com>, <james.clark@...aro.org>,
	<anshuman.khandual@....com>, <yeoreum.yun@....com>, <mike.leach@...aro.org>,
	<leo.yan@....com>
CC: <coresight@...ts.linaro.org>, <linux-arm-kernel@...ts.infradead.org>,
	<linux-kernel@...r.kernel.org>, <linuxarm@...wei.com>,
	<jonathan.cameron@...wei.com>, <hejunhao3@...artners.com>,
	<wangyushan12@...wei.com>
Subject: [PATCH v5 0/3] Coresight TMC-ETR: refactor the tmc-etr mode and some cleanups

From: Junhao He <hejunhao3@...artners.com>

This patchset builds upon Yicong's previous patches [1].
I rebase the patchset onto coresight for-next branch.

Patch 2 introducing fix race issues found by using TMC-ETR.
Patch 1 & 3 introducing two cleanups found when debugging the issues.

[1] https://lore.kernel.org/linux-arm-kernel/20241202092419.11777-1-yangyicong@huawei.com/

---
Changes in v5:
 - a) Rebase the patchset onto coresight for-next branch.
 - b) Drop the refactoring of the mode handling, retain only the essential fix
Link: https://lore.kernel.org/linux-arm-kernel/20251111122149.1981162-1-hejunhao3@h-partners.com/

---
Changes in v4:
 - a) Add comment at the context of set etr to sysfs mode.
 - b) Move the check on drvdata->read to the start of enable etr.
 - c) Add checks to prevent multiple sysfs processes from simultaneously
 competing to enable ETR.
 - d) Fix the issue with the guard used.
Link: https://lore.kernel.org/linux-arm-kernel/20250818080600.418425-1-hejunhao3@huawei.com/

---
Changes in v3:
 - Patches 1: Additional comment for tmc_drvdata::etr_mode. Update
 comment for tmc_drvdata::reading with Jonathan's Tag.
 - Patches 2: Replace scoped_guard with guard with Jonathan's Tag.
 - Patches 2: Fix spinlock to raw_spinlock, and refactor this code based
 on Leo's suggested solution.
 - Patches 3: change the size's type to ssize_t and use max_t to simplify
 the code with Leo's Tag.
Link: https://lore.kernel.org/linux-arm-kernel/20250620075412.952934-1-hejunhao3@huawei.com/

Changes in v2:
- Updated the commit of patch2.
- Rebase to v6.16-rc1

Yicong Yang (3):
  coresight: tmc: Add missing doc including reading and etr_mode of
    struct tmc_drvdata
  coresight: tmc-etr: Fix race condition between sysfs and perf mode
  coresight: tmc: Decouple the perf buffer allocation from sysfs mode

 .../hwtracing/coresight/coresight-tmc-etr.c   | 43 ++++++++++---------
 drivers/hwtracing/coresight/coresight-tmc.h   |  2 +
 2 files changed, 24 insertions(+), 21 deletions(-)

-- 
2.33.0