[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20260122200514.3cdb6fb6@wsk>
Date: Thu, 22 Jan 2026 20:05:14 +0100
From: Ćukasz Majewski <lukma@...ladev.com>
To: Andrew Lunn <andrew@...n.ch>
Cc: Michael Turquette <mturquette@...libre.com>, Abel Vesa
<abelvesa@...nel.org>, Peng Fan <peng.fan@....com>, Stephen Boyd
<sboyd@...nel.org>, Shawn Guo <shawnguo@...nel.org>, Sascha Hauer
<s.hauer@...gutronix.de>, Pengutronix Kernel Team <kernel@...gutronix.de>,
Fabio Estevam <festevam@...il.com>, linux-clk@...r.kernel.org,
imx@...ts.linux.dev, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH] clk: vf610: Add support for the Ethernet switch clocks
Hi Andrew,
> On Thu, Jan 22, 2026 at 02:06:49PM +0100, Lukasz Majewski wrote:
> > The vf610 device has built in the MoreThanIP L2 switch. For proper
> > operation it is required to enable ESW and MAC table lookup
> > clocks.
> >
> > The MAC table spans from 0x400E_C000 for 0x4000 and it is necessary
> > to provide clocks for each AIPS1-"slot", which size is 0x1000
> > (hence four separate entries).
> >
> > Those can be enabled via clock gating CCM_CCGR10 register
> > (0x4006_B068).
>
> Sorry, i lost track of the state of the switch driver.
New year, new MTIP L2 switch patches in preparation :-)
> Is there also a
> patch to add consumers of these clocks?
In short - this patch set is a preparatory one for vf610 SoC support of
the MTIP L2 switch.
Those changes describe more thoroughly the clock subsystem of this SoC.
>
> > Signed-off-by: Lukasz Majewski <lukma@...ladev.com>
>
> Reviewed-by: Andrew Lunn <andrew@...n.ch>
>
> Andrew
--
Best regards,
Lukasz Majewski
--
Nabla Software Engineering GmbH
HRB 40522 Augsburg
Phone: +49 821 45592596
E-Mail: office@...ladev.com
Managing Director : Stefano Babic
Powered by blists - more mailing lists