[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20260122-atciic100-v2-4-7559136d07cf@andestech.com>
Date: Thu, 22 Jan 2026 11:53:21 +0800
From: Ben Zong-You Xie via B4 Relay <devnull+ben717.andestech.com@...nel.org>
To: Andi Shyti <andi.shyti@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Paul Walmsley <pjw@...nel.org>,
Palmer Dabbelt <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>,
Alexandre Ghiti <alex@...ti.fr>
Cc: linux-i2c@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org,
Ben Zong-You Xie <ben717@...estech.com>
Subject: [PATCH v2 4/4] riscv: dts: andes: qilai: add I2C controller
From: Ben Zong-You Xie <ben717@...estech.com>
Add the I2C node to QiLai DTS.
Signed-off-by: Ben Zong-You Xie <ben717@...estech.com>
---
arch/riscv/boot/dts/andes/qilai.dtsi | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/riscv/boot/dts/andes/qilai.dtsi b/arch/riscv/boot/dts/andes/qilai.dtsi
index de3de32f8c39..8b40f4d7f8d5 100644
--- a/arch/riscv/boot/dts/andes/qilai.dtsi
+++ b/arch/riscv/boot/dts/andes/qilai.dtsi
@@ -182,5 +182,12 @@ uart0: serial@...00000 {
reg-io-width = <4>;
no-loopback-test;
};
+
+ i2c: i2c@...00000 {
+ compatible = "andestech,qilai-i2c",
+ "andestech,ae350-i2c";
+ reg = <0x0 0x30800000 0x0 0x100000>;
+ interrupts = <6 IRQ_TYPE_LEVEL_HIGH>;
+ };
};
};
--
2.34.1
Powered by blists - more mailing lists