[<prev] [next>] [day] [month] [year] [list]
Message-Id: <20260123075719.160734-1-eric91102091@gmail.com>
Date: Fri, 23 Jan 2026 15:57:19 +0800
From: Xiang-Bin Shi <eric91102091@...il.com>
To: Borislav Petkov <bp@...en8.de>,
Thomas Gleixner <tglx@...nel.org>
Cc: x86@...nel.org,
linux-kernel@...r.kernel.org,
Xiang-Bin Shi <eric91102091@...il.com>
Subject: [PATCH] x86/ibs: Fix typo in dc_l2tlb_miss comment
The comment for dc_l2tlb_miss incorrectly describes it as a "hit".
This contradicts the field name and the actual bit definition.
Fix the comment to correctly describe it as a "miss".
Signed-off-by: Xiang-Bin Shi <eric91102091@...il.com>
---
arch/x86/include/asm/amd/ibs.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/x86/include/asm/amd/ibs.h b/arch/x86/include/asm/amd/ibs.h
index 3ee5903982c2..fcc8a5abe54e 100644
--- a/arch/x86/include/asm/amd/ibs.h
+++ b/arch/x86/include/asm/amd/ibs.h
@@ -110,7 +110,7 @@ union ibs_op_data3 {
__u64 ld_op:1, /* 0: load op */
st_op:1, /* 1: store op */
dc_l1tlb_miss:1, /* 2: data cache L1TLB miss */
- dc_l2tlb_miss:1, /* 3: data cache L2TLB hit in 2M page */
+ dc_l2tlb_miss:1, /* 3: data cache L2TLB miss in 2M page */
dc_l1tlb_hit_2m:1, /* 4: data cache L1TLB hit in 2M page */
dc_l1tlb_hit_1g:1, /* 5: data cache L1TLB hit in 1G page */
dc_l2tlb_hit_2m:1, /* 6: data cache L2TLB hit in 2M page */
--
2.34.1
Powered by blists - more mailing lists