lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <a2a69633-8462-01ac-626c-2f0f0160553e@kernel.org>
Date: Sat, 24 Jan 2026 00:57:11 -0700 (MST)
From: Paul Walmsley <pjw@...nel.org>
To: Austin Kim <austindh.kim@...il.com>
cc: Paul Walmsley <pjw@...nel.org>, Palmer Dabbelt <palmer@...belt.com>, 
    Alexandre Ghiti <alex@...ti.fr>, Albert Ou <aou@...s.berkeley.edu>, 
    linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org
Subject: Re: [PATCH] riscv: Add macros for software check and hardware error
 exception codes

Hi Austin,

On Thu, 22 Jan 2026, Austin Kim wrote:

> The latest RISC-V Privileged specification defines new synchronous
> exception codes in the scause register:
> 
>    18: Software check
>    19: Hardware error
> 
> Link: https://docs.riscv.org/reference/isa/priv/supervisor.html
> - 12.1.8. Supervisor Cause (scause) Register
> 
> Add these macros for future use.
> 
> Signed-off-by: Austin Kim <austindh.kim@...il.com>

Thanks for the patch.  Though, maybe it makes more sense to add these 
along with code that uses them?


- Paul

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ