lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <1769258197.8360.4.camel@trentalancia.com>
Date: Sat, 24 Jan 2026 13:36:37 +0100
From: Guido Trentalancia <guido@...ntalancia.com>
To: Raag Jadav <raag.jadav@...el.com>, andriy.shevchenko@...ux.intel.com, 
	mika.westerberg@...ux.intel.com, linusw@...nel.org
Cc: linux-gpio@...r.kernel.org, linux-kernel@...r.kernel.org, 
	stable@...r.kernel.org
Subject: Re: [PATCH v2] pinctrl: intel: Add code name documentation

On Sat, 24/01/2026 at 13.44 +0530, Raag Jadav wrote:
> Intel pinctrl drivers support large set of platforms and the IPs are
> often reused by their different variants, but it's currently not
> possible
> to figure out the exact driver that supports specific variant. Add
> user
> friendly documentation for them.
> 
> Cc: stable@...r.kernel.org
> Reported-by: Guido Trentalancia <guido@...ntalancia.com>
> Closes: https://bugzilla.kernel.org/show_bug.cgi?id=220056
> Signed-off-by: Raag Jadav <raag.jadav@...el.com>
> Acked-by: Mika Westerberg <mika.westerberg@...ux.intel.com>
> Acked-by: Guido Trentalancia <guido@...ntalancia.com>
> ---
> 
> v2: Also document for other similar drivers (Andy)
> 
>  drivers/pinctrl/intel/Kconfig | 21 +++++++++++++++------
>  1 file changed, 15 insertions(+), 6 deletions(-)
> 
> diff --git a/drivers/pinctrl/intel/Kconfig
> b/drivers/pinctrl/intel/Kconfig
> index e4dc9ba899bd..488344f53d45 100644
> --- a/drivers/pinctrl/intel/Kconfig
> +++ b/drivers/pinctrl/intel/Kconfig
> @@ -53,7 +53,10 @@ config PINCTRL_ALDERLAKE
>  	select PINCTRL_INTEL
>  	help
>  	  This pinctrl driver provides an interface that allows
> configuring
> -	  of Intel Alder Lake PCH pins and using them as GPIOs.
> +	  PCH pins of the following platforms and using them as
> GPIOs:
> +	  - Alder Lake HX, N and S
> +	  - Raptor Lake HX, E and S
> +	  - Twin Lake
>  
>  config PINCTRL_BROXTON
>  	tristate "Intel Broxton pinctrl and GPIO driver"
> @@ -137,15 +140,17 @@ config PINCTRL_METEORLAKE
>  	select PINCTRL_INTEL
>  	help
>  	  This pinctrl driver provides an interface that allows
> configuring
> -	  of Intel Meteor Lake pins and using them as GPIOs.
> +	  SoC pins of the following platforms and using them as
> GPIOs:
> +	  - Arrow Lake (all variants)

If the next entry refers to Arrow Lake HX and S platforms, this one
(METEORLAKE) cannot include "all variants" for Arrow Lake, I suppose.

> +	  - Meteor Lake (all variants)
>  
>  config PINCTRL_METEORPOINT
>  	tristate "Intel Meteor Point pinctrl and GPIO driver"
>  	select PINCTRL_INTEL
>  	help
> -	  Meteor Point is the PCH of Intel Meteor Lake. This pinctrl
> driver
> -	  provides an interface that allows configuring of PCH pins
> and
> -	  using them as GPIOs.
> +	  This pinctrl driver provides an interface that allows
> configuring
> +	  PCH pins of the following platforms and using them as
> GPIOs:
> +	  - Arrow Lake HX and S
>  
>  config PINCTRL_SUNRISEPOINT
>  	tristate "Intel Sunrisepoint pinctrl and GPIO driver"
> @@ -160,7 +165,11 @@ config PINCTRL_TIGERLAKE
>  	select PINCTRL_INTEL
>  	help
>  	  This pinctrl driver provides an interface that allows
> configuring
> -	  of Intel Tiger Lake PCH pins and using them as GPIOs.
> +	  PCH pins of the following platforms and using them as
> GPIOs:
> +	  - Alder Lake H, P, PS and U
> +	  - Raptor Lake H, P, PS, PX and U
> +	  - Rocket Lake S
> +	  - Tiger Lake (all variants)
>  
>  source "drivers/pinctrl/intel/Kconfig.tng"
>  endmenu

Thanks,

Guido

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ