lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAMuHMdUtZqu6xTEena3VXB1_5vdFM1Pu+n9aS_bXXw3cekgY3g@mail.gmail.com>
Date: Mon, 26 Jan 2026 16:25:42 +0100
From: Geert Uytterhoeven <geert@...ux-m68k.org>
To: Ovidiu Panait <ovidiu.panait.rb@...esas.com>
Cc: mturquette@...libre.com, sboyd@...nel.org, 
	prabhakar.mahadev-lad.rj@...renesas.com, linux-renesas-soc@...r.kernel.org, 
	linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/1] clk: renesas: r9a09g057: Fix ordering of module
 clocks array

On Sun, 25 Jan 2026 at 20:03, Ovidiu Panait
<ovidiu.panait.rb@...esas.com> wrote:
> The r9a09g057_mod_clks array is sorted by CPG_CLKON register number and
> bit position. Move the RTC and RSPI module clock entries to their correct
> position to restore the array sort order.
>
> Fixes: 2efea3b35cc9 ("clk: renesas: r9a09g057: Add entries for RSCIs")
> Signed-off-by: Ovidiu Panait <ovidiu.panait.rb@...esas.com>

Reviewed-by: Geert Uytterhoeven <geert+renesas@...der.be>
i.e. will queue in renesas-clk for v6.21.

Gr{oetje,eeting}s,

                        Geert

-- 
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@...ux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ