[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20260127201706.616374-3-cosmin-gabriel.tanislav.xa@renesas.com>
Date: Tue, 27 Jan 2026 22:17:05 +0200
From: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
To: Fabrizio Castro <fabrizio.castro.jz@...esas.com>,
Mark Brown <broonie@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Geert Uytterhoeven <geert+renesas@...der.be>,
Magnus Damm <magnus.damm@...il.com>
Cc: linux-spi@...r.kernel.org,
linux-renesas-soc@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Cosmin Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
Subject: [PATCH v2 2/3] arm64: dts: renesas: r9a09g077: wire up DMA support for SPI
RZ/T2H (R9A09G077) has three DMA controllers that can be used by
peripherals like SPI to offload data transfers from the CPU.
Wire up the DMA channels for the SPI peripherals.
Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@...der.be>
---
V2:
* wire up all DMA controllers
arch/arm64/boot/dts/renesas/r9a09g077.dtsi | 16 ++++++++++++++++
1 file changed, 16 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi
index 14d7fb6f8952..0e44b01a56c7 100644
--- a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi
@@ -200,6 +200,10 @@ rspi0: spi@...07000 {
clocks = <&cpg CPG_CORE R9A09G077_CLK_PCLKM>,
<&cpg CPG_MOD 104>;
clock-names = "pclk", "pclkspi";
+ dmas = <&dmac0 0x267a>, <&dmac0 0x267b>,
+ <&dmac1 0x267a>, <&dmac1 0x267b>,
+ <&dmac2 0x267a>, <&dmac2 0x267b>;
+ dma-names = "rx", "tx", "rx", "tx", "rx", "tx";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
@@ -218,6 +222,10 @@ rspi1: spi@...07400 {
clocks = <&cpg CPG_CORE R9A09G077_CLK_PCLKM>,
<&cpg CPG_MOD 105>;
clock-names = "pclk", "pclkspi";
+ dmas = <&dmac0 0x267f>, <&dmac0 0x2680>,
+ <&dmac1 0x267f>, <&dmac1 0x2680>,
+ <&dmac2 0x267f>, <&dmac2 0x2680>;
+ dma-names = "rx", "tx", "rx", "tx", "rx", "tx";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
@@ -236,6 +244,10 @@ rspi2: spi@...07800 {
clocks = <&cpg CPG_CORE R9A09G077_CLK_PCLKM>,
<&cpg CPG_MOD 106>;
clock-names = "pclk", "pclkspi";
+ dmas = <&dmac0 0x2684>, <&dmac0 0x2685>,
+ <&dmac1 0x2684>, <&dmac1 0x2685>,
+ <&dmac2 0x2684>, <&dmac2 0x2685>;
+ dma-names = "rx", "tx", "rx", "tx", "rx", "tx";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
@@ -254,6 +266,10 @@ rspi3: spi@...07000 {
clocks = <&cpg CPG_CORE R9A09G077_CLK_PCLKM>,
<&cpg CPG_MOD 602>;
clock-names = "pclk", "pclkspi";
+ dmas = <&dmac0 0x2689>, <&dmac0 0x268a>,
+ <&dmac1 0x2689>, <&dmac1 0x268a>,
+ <&dmac2 0x2689>, <&dmac2 0x268a>;
+ dma-names = "rx", "tx", "rx", "tx", "rx", "tx";
power-domains = <&cpg>;
#address-cells = <1>;
#size-cells = <0>;
--
2.52.0
Powered by blists - more mailing lists