[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20260129070046.2601503-4-gary.yang@cixtech.com>
Date: Thu, 29 Jan 2026 15:00:46 +0800
From: Gary Yang <gary.yang@...tech.com>
To: lee@...nel.org,
robh@...nel.org,
krzk+dt@...nel.org,
conor+dt@...nel.org,
p.zabel@...gutronix.de,
peter.chen@...tech.com
Cc: devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
cix-kernel-upstream@...tech.com,
Gary Yang <gary.yang@...tech.com>
Subject: [PATCH v5 3/3] arm64: dts: cix: add support for cix sky1 resets
There are two reset conctrollers on Cix Sky1 Soc. One is located in S0
domain, and the other is located in S0 and S5 domain.
Signed-off-by: Gary Yang <gary.yang@...tech.com>
Signed-off-by: Peter Chen <peter.chen@...tech.com>
---
arch/arm64/boot/dts/cix/sky1.dtsi | 22 ++++++++++++++++++++++
1 file changed, 22 insertions(+)
diff --git a/arch/arm64/boot/dts/cix/sky1.dtsi b/arch/arm64/boot/dts/cix/sky1.dtsi
index 64b76905cbff..a72448cc97e3 100644
--- a/arch/arm64/boot/dts/cix/sky1.dtsi
+++ b/arch/arm64/boot/dts/cix/sky1.dtsi
@@ -348,6 +348,17 @@ i3c1: i3c@...0000 {
status = "disabled";
};
+ syscon: syscon@...0000 {
+ compatible = "cix,sky1-system-controller", "syscon",
+ "simple-mfd";
+ reg = <0x0 0x4160000 0x0 0x100>;
+
+ src_fch: reset-controller {
+ compatible = "cix,sky1-rst-fch";
+ #reset-cells = <1>;
+ };
+ };
+
iomuxc: pinctrl@...0000 {
compatible = "cix,sky1-pinctrl";
reg = <0x0 0x04170000 0x0 0x1000>;
@@ -568,6 +579,17 @@ ppi_partition1: interrupt-partition-1 {
};
};
+ s5_syscon: s5-syscon@...00000 {
+ compatible = "cix,sky1-s5-system-controller", "syscon",
+ "simple-mfd";
+ reg = <0x0 0x16000000 0x0 0x1000>;
+
+ src: reset-controller {
+ compatible = "cix,sky1-rst";
+ #reset-cells = <1>;
+ };
+ };
+
iomuxc_s5: pinctrl@...07000 {
compatible = "cix,sky1-pinctrl-s5";
reg = <0x0 0x16007000 0x0 0x1000>;
--
2.49.0
Powered by blists - more mailing lists