| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <aXztvRPGFeP/B1jb@lizhi-Precision-Tower-5810>
Date: Fri, 30 Jan 2026 12:43:25 -0500
From: Frank Li <Frank.li@....com>
To: Aksh Garg <a-garg7@...com>
Cc: linux-pci@...r.kernel.org, jingoohan1@...il.com, mani@...nel.org,
lpieralisi@...nel.org, kwilczynski@...nel.org, robh@...nel.org,
bhelgaas@...gle.com, cassel@...nel.org, Zhiqiang.Hou@....com,
gustavo.pimentel@...opsys.com, den@...inux.co.jp,
linux-kernel@...r.kernel.org, s-vadapalli@...com,
danishanwar@...com
Subject: Re: [PATCH v5 1/3] PCI: dwc: ep: Fix resizable BAR support for
multi-PF configurations
On Fri, Jan 30, 2026 at 05:25:14PM +0530, Aksh Garg wrote:
> The resizable BAR support added by the commit 3a3d4cabe681
> ("PCI: dwc: ep: Allow EPF drivers to configure the size of Resizable
> BARs") incorrectly configures the resizable BARs only for the first
> Physical Function (PF0) in EP mode.
>
> The resizable BAR configuration functions use generic dw_pcie_*_dbi
> operations instead of physical function specific dw_pcie_ep_*_dbi
> operations. This causes resizable BAR configuration to always target
> PF0 regardless of the requested function number.
>
> Additionally, dw_pcie_ep_init_non_sticky_registers() only initializes
> resizable BAR registers for PF0, leaving other PFs unconfigured during
> the execution of this function.
>
> Fix this by using physical function specific configuration space access
> operations throughout the resizable BAR code path and initializing
> registers for all the physical functions that support resizable BARs.
>
> Fixes: 3a3d4cabe681 ("PCI: dwc: ep: Allow EPF drivers to configure the size of Resizable BARs")
> Signed-off-by: Aksh Garg <a-garg7@...com>
> Reviewed-by: Niklas Cassel <cassel@...nel.org>
> ---
Reviewed-by: Frank Li <Frank.Li@....com>
>
> Changes from v4 to v5:
> - None
>
> Changes from v3 to v4:
> - Rebased the patch, no functional change
>
> Changes from v2 to v3:
> - Changed function name from __dw_pcie_ep_init_non_sticky_registers()
> to dw_pcie_ep_init_rebar_registers()
>
> Changes from v1 to v2:
> - Fixed the suggested nit
>
> v4: https://lore.kernel.org/all/20260129091753.490167-2-a-garg7@ti.com/
> v3: https://lore.kernel.org/all/20260127085010.446116-2-a-garg7@ti.com/
> v2: https://lore.kernel.org/all/20260122082538.309122-2-a-garg7@ti.com/
> v1: https://lore.kernel.org/all/20260121054214.274429-2-a-garg7@ti.com/
>
> .../pci/controller/dwc/pcie-designware-ep.c | 48 ++++++++++++-------
> 1 file changed, 32 insertions(+), 16 deletions(-)
>
> diff --git a/drivers/pci/controller/dwc/pcie-designware-ep.c b/drivers/pci/controller/dwc/pcie-designware-ep.c
> index 855b2e58c338..1cc2985bab03 100644
> --- a/drivers/pci/controller/dwc/pcie-designware-ep.c
> +++ b/drivers/pci/controller/dwc/pcie-designware-ep.c
> @@ -75,6 +75,13 @@ static u8 dw_pcie_ep_find_capability(struct dw_pcie_ep *ep, u8 func_no, u8 cap)
> cap, NULL, ep, func_no);
> }
>
> +static u16 dw_pcie_ep_find_ext_capability(struct dw_pcie_ep *ep,
> + u8 func_no, u8 cap)
> +{
> + return PCI_FIND_NEXT_EXT_CAP(dw_pcie_ep_read_cfg, 0,
> + cap, NULL, ep, func_no);
> +}
> +
> static int dw_pcie_ep_write_header(struct pci_epc *epc, u8 func_no, u8 vfunc_no,
> struct pci_epf_header *hdr)
> {
> @@ -350,22 +357,22 @@ static void dw_pcie_ep_clear_bar(struct pci_epc *epc, u8 func_no, u8 vfunc_no,
> ep->epf_bar[bar] = NULL;
> }
>
> -static unsigned int dw_pcie_ep_get_rebar_offset(struct dw_pcie *pci,
> +static unsigned int dw_pcie_ep_get_rebar_offset(struct dw_pcie_ep *ep, u8 func_no,
> enum pci_barno bar)
> {
> u32 reg, bar_index;
> unsigned int offset, nbars;
> int i;
>
> - offset = dw_pcie_find_ext_capability(pci, PCI_EXT_CAP_ID_REBAR);
> + offset = dw_pcie_ep_find_ext_capability(ep, func_no, PCI_EXT_CAP_ID_REBAR);
> if (!offset)
> return offset;
>
> - reg = dw_pcie_readl_dbi(pci, offset + PCI_REBAR_CTRL);
> + reg = dw_pcie_ep_readl_dbi(ep, func_no, offset + PCI_REBAR_CTRL);
> nbars = FIELD_GET(PCI_REBAR_CTRL_NBAR_MASK, reg);
>
> for (i = 0; i < nbars; i++, offset += PCI_REBAR_CTRL) {
> - reg = dw_pcie_readl_dbi(pci, offset + PCI_REBAR_CTRL);
> + reg = dw_pcie_ep_readl_dbi(ep, func_no, offset + PCI_REBAR_CTRL);
> bar_index = FIELD_GET(PCI_REBAR_CTRL_BAR_IDX, reg);
> if (bar_index == bar)
> return offset;
> @@ -386,7 +393,7 @@ static int dw_pcie_ep_set_bar_resizable(struct dw_pcie_ep *ep, u8 func_no,
> u32 rebar_cap, rebar_ctrl;
> int ret;
>
> - rebar_offset = dw_pcie_ep_get_rebar_offset(pci, bar);
> + rebar_offset = dw_pcie_ep_get_rebar_offset(ep, func_no, bar);
> if (!rebar_offset)
> return -EINVAL;
>
> @@ -416,16 +423,16 @@ static int dw_pcie_ep_set_bar_resizable(struct dw_pcie_ep *ep, u8 func_no,
> * 1 MB to 128 TB. Bits 31:16 in PCI_REBAR_CTRL define "supported sizes"
> * bits for sizes 256 TB to 8 EB. Disallow sizes 256 TB to 8 EB.
> */
> - rebar_ctrl = dw_pcie_readl_dbi(pci, rebar_offset + PCI_REBAR_CTRL);
> + rebar_ctrl = dw_pcie_ep_readl_dbi(ep, func_no, rebar_offset + PCI_REBAR_CTRL);
> rebar_ctrl &= ~GENMASK(31, 16);
> - dw_pcie_writel_dbi(pci, rebar_offset + PCI_REBAR_CTRL, rebar_ctrl);
> + dw_pcie_ep_writel_dbi(ep, func_no, rebar_offset + PCI_REBAR_CTRL, rebar_ctrl);
>
> /*
> * The "selected size" (bits 13:8) in PCI_REBAR_CTRL are automatically
> * updated when writing PCI_REBAR_CAP, see "Figure 3-26 Resizable BAR
> * Example for 32-bit Memory BAR0" in DWC EP databook 5.96a.
> */
> - dw_pcie_writel_dbi(pci, rebar_offset + PCI_REBAR_CAP, rebar_cap);
> + dw_pcie_ep_writel_dbi(ep, func_no, rebar_offset + PCI_REBAR_CAP, rebar_cap);
>
> dw_pcie_dbi_ro_wr_dis(pci);
>
> @@ -1023,20 +1030,17 @@ void dw_pcie_ep_deinit(struct dw_pcie_ep *ep)
> }
> EXPORT_SYMBOL_GPL(dw_pcie_ep_deinit);
>
> -static void dw_pcie_ep_init_non_sticky_registers(struct dw_pcie *pci)
> +static void dw_pcie_ep_init_rebar_registers(struct dw_pcie_ep *ep, u8 func_no)
> {
> - struct dw_pcie_ep *ep = &pci->ep;
> unsigned int offset;
> unsigned int nbars;
> enum pci_barno bar;
> u32 reg, i, val;
>
> - offset = dw_pcie_find_ext_capability(pci, PCI_EXT_CAP_ID_REBAR);
> -
> - dw_pcie_dbi_ro_wr_en(pci);
> + offset = dw_pcie_ep_find_ext_capability(ep, func_no, PCI_EXT_CAP_ID_REBAR);
>
> if (offset) {
> - reg = dw_pcie_readl_dbi(pci, offset + PCI_REBAR_CTRL);
> + reg = dw_pcie_ep_readl_dbi(ep, func_no, offset + PCI_REBAR_CTRL);
> nbars = FIELD_GET(PCI_REBAR_CTRL_NBAR_MASK, reg);
>
> /*
> @@ -1057,16 +1061,28 @@ static void dw_pcie_ep_init_non_sticky_registers(struct dw_pcie *pci)
> * the controller when RESBAR_CAP_REG is written, which
> * is why RESBAR_CAP_REG is written here.
> */
> - val = dw_pcie_readl_dbi(pci, offset + PCI_REBAR_CTRL);
> + val = dw_pcie_ep_readl_dbi(ep, func_no, offset + PCI_REBAR_CTRL);
> bar = FIELD_GET(PCI_REBAR_CTRL_BAR_IDX, val);
> if (ep->epf_bar[bar])
> pci_epc_bar_size_to_rebar_cap(ep->epf_bar[bar]->size, &val);
> else
> val = BIT(4);
>
> - dw_pcie_writel_dbi(pci, offset + PCI_REBAR_CAP, val);
> + dw_pcie_ep_writel_dbi(ep, func_no, offset + PCI_REBAR_CAP, val);
> }
> }
> +}
> +
> +static void dw_pcie_ep_init_non_sticky_registers(struct dw_pcie *pci)
> +{
> + struct dw_pcie_ep *ep = &pci->ep;
> + u8 funcs = ep->epc->max_functions;
> + u8 func_no;
> +
> + dw_pcie_dbi_ro_wr_en(pci);
> +
> + for (func_no = 0; func_no < funcs; func_no++)
> + dw_pcie_ep_init_rebar_registers(ep, func_no);
>
> dw_pcie_setup(pci);
> dw_pcie_dbi_ro_wr_dis(pci);
> --
> 2.34.1
>
Powered by blists - more mailing lists