linux-kernel - Re: [PATCH v2 1/4] clk: renesas: rzg2l: Drop a check in rzg3s_cpg_pll_clk_recalc

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <c05654dd-c9a1-4f42-b561-69414a234bec@tuxon.dev>
Date: Tue, 3 Feb 2026 09:48:06 +0200
From: Claudiu Beznea <claudiu.beznea@...on.dev>
To: Biju <biju.das.au@...il.com>, Geert Uytterhoeven
 <geert+renesas@...der.be>, Michael Turquette <mturquette@...libre.com>,
 Stephen Boyd <sboyd@...nel.org>
Cc: Biju Das <biju.das.jz@...renesas.com>, linux-renesas-soc@...r.kernel.org,
 linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
 Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>
Subject: Re: [PATCH v2 1/4] clk: renesas: rzg2l: Drop a check in
 rzg3s_cpg_pll_clk_recalc_rate()



On 1/30/26 13:58, Biju wrote:
> From: Biju Das <biju.das.jz@...renesas.com>
> 
> Drop the unwanted check in rzg3s_cpg_pll_clk_recalc_rate() as the function
> is SoC specific.
> 
> Signed-off-by: Biju Das <biju.das.jz@...renesas.com>

Reviewed-by: Claudiu Beznea <claudiu.beznea.uj@...renesas.com>

> ---
> v1->v2:
>   * No change
> ---
>   drivers/clk/renesas/rzg2l-cpg.c | 3 ---
>   1 file changed, 3 deletions(-)
> 
> diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cpg.c
> index 16771a0101bd..ee92d07c6ff7 100644
> --- a/drivers/clk/renesas/rzg2l-cpg.c
> +++ b/drivers/clk/renesas/rzg2l-cpg.c
> @@ -1113,9 +1113,6 @@ static unsigned long rzg3s_cpg_pll_clk_recalc_rate(struct clk_hw *hw,
>   	u32 nir, nfr, mr, pr, val, setting;
>   	u64 rate;
>   
> -	if (pll_clk->type != CLK_TYPE_G3S_PLL)
> -		return parent_rate;
> -
>   	setting = GET_REG_SAMPLL_SETTING(pll_clk->conf);
>   	if (setting) {
>   		val = readl(priv->base + setting);