lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20260203100752.GF2275908@black.igk.intel.com>
Date: Tue, 3 Feb 2026 11:07:52 +0100
From: Mika Westerberg <mika.westerberg@...ux.intel.com>
To: Jayi Li <lijiayi@...inos.cn>
Cc: "Chia-Lin Kao (AceLan)" <acelan.kao@...onical.com>,
	Andreas Noever <andreas.noever@...il.com>,
	Mika Westerberg <westeri@...nel.org>,
	Yehezkel Bernat <YehezkelShB@...il.com>, linux-usb@...r.kernel.org,
	linux-kernel@...r.kernel.org, Gil Fine <gil.fine@...ux.intel.com>
Subject: Re: [PATCH] thunderbolt: Fix PCIe device enumeration with delayed
 rescan

On Tue, Feb 03, 2026 at 06:00:06PM +0800, Jayi Li wrote:
> > > I'm not sure if this is relevant to this issue, but sharing just in case.
> > Thanks for sharing!
> > 
> > It could be. What device this is?
> The device is Targus DOCK221.

Is the host Intel or AMD (well can you share bit more details about the
topology)? Then if you block runtime PM of the PCIe Downstream Port that
leads to the TB3 device like:

 # echo on > /sys/bus/pci/devices/DEVICE/power/control

Does it work?

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ