linux-kernel - RE: [PATCH 1/8] dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Document RZ/G3L SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID:
 <TYCPR01MB11332433AEC60539CE48CFDEE8698A@TYCPR01MB11332.jpnprd01.prod.outlook.com>
Date: Wed, 4 Feb 2026 17:11:06 +0000
From: Biju Das <biju.das.jz@...renesas.com>
To: "Rob Herring (Arm)" <robh@...nel.org>, biju.das.au <biju.das.au@...il.com>
CC: Krzysztof Kozlowski <krzk+dt@...nel.org>, Geert Uytterhoeven
	<geert+renesas@...der.be>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>, magnus.damm <magnus.damm@...il.com>,
	"linux-renesas-soc@...r.kernel.org" <linux-renesas-soc@...r.kernel.org>,
	Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>, Conor Dooley
	<conor+dt@...nel.org>, "devicetree@...r.kernel.org"
	<devicetree@...r.kernel.org>, Thomas Gleixner <tglx@...nel.org>
Subject: RE: [PATCH 1/8] dt-bindings: interrupt-controller:
 renesas,rzg2l-irqc: Document RZ/G3L SoC

Hi Rob,

Thanks for the feedback.

> -----Original Message-----
> From: Rob Herring (Arm) <robh@...nel.org>
> Sent: 04 February 2026 15:22
> Subject: Re: [PATCH 1/8] dt-bindings: interrupt-controller: renesas,rzg2l-irqc: Document RZ/G3L SoC
> 
> 
> On Wed, 04 Feb 2026 14:23:09 +0000, Biju wrote:
> > From: Biju Das <biju.das.jz@...renesas.com>
> >
> > Document RZ/G3L (R9A08G046) IRQC bindings. The IRQC block on RZ/G3L
> > SoC is almost identical to one found on the RZ/G3S SoC with the
> > difference like it support more External IRQs, GPT Error Interrupts
> > and also has additional registers for GPT/MTU IRQ selection, shared
> > IRQ selection between external IRQ and TINT. Hence new generic
> > compatible string "renesas,r9a08g046-irqc" is added for RZ/G3L SoC.
> >
> > Signed-off-by: Biju Das <biju.das.jz@...renesas.com>
> > ---
> >  .../renesas,rzg2l-irqc.yaml                   | 66 +++++++++++++++++--
> >  1 file changed, 62 insertions(+), 4 deletions(-)
> >
> 
> My bot found errors running 'make dt_binding_check' on your patch:
> 
> yamllint warnings/errors:
> 
> dtschema/dtc warnings/errors:
> /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/interrupt-
> controller/renesas,rzg2l-irqc.example.dtb: interrupt-controller@...a0000 (renesas,r9a07g044-irqc):
> interrupt-names:9: 'irq8' was expected
> 	from schema $id: http://devicetree.org/schemas/interrupt-controller/renesas,rzg2l-irqc.yaml
> /builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/interrupt-
> controller/renesas,rzg2l-irqc.example.dtb: interrupt-controller@...a0000 (renesas,r9a07g044-irqc):
> interrupt-names:10: 'irq9' was expected

I will change it to pattern for fixing these errors

   interrupt-names:
     minItems: 45
+    maxItems: 61
+      oneOf:
+        - description: NMI interrupt
+          const: nmi
+        - description: External IRQ interrupt
+          pattern: '^irq([0-9]|1[0-5])$'
+        - description: GPIO interrupt
+          pattern: '^tint([0-9]|1[0-9]|2[0-9]|3[0-1])$'
+        - description: Bus error interrupt
+          const: bus-err
+        - description: ECCRAM0 or combined ECCRAM0/1 1bit error interrupt
+          const: ec7tie1-0
+        - description: ECCRAM0 or combined ECCRAM0/1 2bit error interrupt
+          const: ec7tie2-0
+        - description: ECCRAM0 or combined ECCRAM0/1 error overflow interrupt
+          const: ec7tiovf-0
+        - description: ECCRAM1 1bit error interrupt
+          const: ec7tie1-1
+        - description: ECCRAM1 2bit error interrupt
+          const: ec7tie2-1
+        - description: ECCRAM1 error overflow interrupt
+          const: ec7tiovf-1
+        - description: Integrated GPT Error interrupt
+          pattern: '^ovfunf[0-7]$'


Cheers,
Biju