linux-kernel - [tip: irq/drivers] dt-bindings: interrupt-controller: sifive,plic: Clarify the riscv,ndev meaning in PLIC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <177020044678.2495410.7909430195430121858.tip-bot2@tip-bot2>
Date: Wed, 04 Feb 2026 10:20:46 -0000
From: "tip-bot2 for Yangyu Chen" <tip-bot2@...utronix.de>
To: linux-tip-commits@...r.kernel.org
Cc: Yangyu Chen <cyy@...self.name>, Thomas Gleixner <tglx@...nel.org>,
 x86@...nel.org, linux-kernel@...r.kernel.org
Subject: [tip: irq/drivers] dt-bindings: interrupt-controller: sifive,plic:
 Clarify the riscv,ndev meaning in PLIC

The following commit has been merged into the irq/drivers branch of tip:

Commit-ID:     889588d750506d86ba16ae3b968b5ffc5937d5f8
Gitweb:        https://git.kernel.org/tip/889588d750506d86ba16ae3b968b5ffc5937d5f8
Author:        Yangyu Chen <cyy@...self.name>
AuthorDate:    Wed, 04 Feb 2026 01:21:48 +08:00
Committer:     Thomas Gleixner <tglx@...nel.org>
CommitterDate: Wed, 04 Feb 2026 11:13:58 +01:00

dt-bindings: interrupt-controller: sifive,plic: Clarify the riscv,ndev meaning in PLIC

In PLIC, interrupt source 0 is reserved and should not be used.
Therefore, the valid interrupt sources are from 1 to riscv,ndev
inclusive.

Update the documentation to clarify this point.

[ tglx: Fixup subject prefix ]

Signed-off-by: Yangyu Chen <cyy@...self.name>
Signed-off-by: Thomas Gleixner <tglx@...nel.org>
Link: https://patch.msgid.link/tencent_720A4669773B1EE15EC720869C35C2F0490A@qq.com
---
 Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
index 388fc2c..e026722 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
+++ b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
@@ -108,7 +108,9 @@ properties:
   riscv,ndev:
     $ref: /schemas/types.yaml#/definitions/uint32
     description:
-      Specifies how many external interrupts are supported by this controller.
+      Specifies how many external (device) interrupts are supported by this
+      controller.  Note that source 0 is reserved in PLIC, so the valid
+      interrupt sources are 1 to riscv,ndev inclusive.
 
   clocks: true