linux-kernel - RE: [PATCH v2 4/6] irqchip/renesas-rzv2h: Make IRQ type handling range-aware

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID:
 <TY3PR01MB11346E1CF9827B7C76B20ACEC8698A@TY3PR01MB11346.jpnprd01.prod.outlook.com>
Date: Wed, 4 Feb 2026 10:41:22 +0000
From: Biju Das <biju.das.jz@...renesas.com>
To: "Lad, Prabhakar" <prabhakar.csengg@...il.com>
CC: Thomas Gleixner <tglx@...nel.org>, Philipp Zabel <p.zabel@...gutronix.de>,
	Geert Uytterhoeven <geert+renesas@...der.be>, magnus.damm
	<magnus.damm@...il.com>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>, "linux-renesas-soc@...r.kernel.org"
	<linux-renesas-soc@...r.kernel.org>, Fabrizio Castro
	<fabrizio.castro.jz@...esas.com>, Prabhakar Mahadev Lad
	<prabhakar.mahadev-lad.rj@...renesas.com>
Subject: RE: [PATCH v2 4/6] irqchip/renesas-rzv2h: Make IRQ type handling
 range-aware

Hi Prabhakar,

> -----Original Message-----
> From: Lad, Prabhakar <prabhakar.csengg@...il.com>
> Sent: 04 February 2026 10:32
> Subject: Re: [PATCH v2 4/6] irqchip/renesas-rzv2h: Make IRQ type handling range-aware
> 
> On Wed, Feb 4, 2026 at 10:25 AM Biju Das <biju.das.jz@...renesas.com> wrote:
> >
> > > -----Original Message-----
> > > From: Lad, Prabhakar <prabhakar.csengg@...il.com>
> > > Sent: 04 February 2026 10:20
> > > To: Biju Das <biju.das.jz@...renesas.com>
> > > Cc: Thomas Gleixner <tglx@...nel.org>; Philipp Zabel
> > > <p.zabel@...gutronix.de>; Geert Uytterhoeven
> > > <geert+renesas@...der.be>; magnus.damm <magnus.damm@...il.com>;
> > > linux-kernel@...r.kernel.org; linux- renesas-soc@...r.kernel.org;
> > > Fabrizio Castro <fabrizio.castro.jz@...esas.com>; Prabhakar Mahadev
> > > Lad <prabhakar.mahadev-lad.rj@...renesas.com>
> > > Subject: Re: [PATCH v2 4/6] irqchip/renesas-rzv2h: Make IRQ type
> > > handling range-aware
> > >
> > > Hi Biju,
> > >
> > > On Wed, Feb 4, 2026 at 6:52 AM Biju Das <biju.das.jz@...renesas.com> wrote:
> > > >
> > > > Hi Prabhakar,
> > > >
> > > > Thanks for the patch.
> > > >
> > > > > -----Original Message-----
> > > > > From: Prabhakar <prabhakar.csengg@...il.com>
> > > > > Sent: 03 February 2026 23:18
> > > > > Subject: [PATCH v2 4/6] irqchip/renesas-rzv2h: Make IRQ type
> > > > > handling range-aware
> > > > >
> > > > > From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
> > > > >
> > > > > Refine IRQ type handling to explicitly bound IRQ and TINT ranges
> > > > > and dispatch based on the hardware IRQ number.
> > > > >
> > > > > This restructures the logic to clearly separate NMI, IRQ, and
> > > > > TINT handling and ensures out-of-range interrupts are ignored
> > > > > safely. The change prepares the driver for adding CA55
> > > > > interrupts into the IRQ hierarchy domain by making the
> > > interrupt classification explicit and extensible.
> > > > >
> > > > > Signed-off-by: Lad Prabhakar
> > > > > <prabhakar.mahadev-lad.rj@...renesas.com>
> > > > > ---
> > > > > v1->v2:
> > > > > - New patch.
> > > > > ---
> <snip>
> > > > >
> > > > >       if (ret)
> > > > >               return ret;
> > > > > @@ -507,11 +528,11 @@ static int rzv2h_icu_alloc(struct
> > > > > irq_domain *domain, unsigned int virq,
> > > unsigne
> > > > >        * fwspec->param[0].
> > > > >        * hwirq is embedded in bits 0-15.
> > > > >        * TINT is embedded in bits 16-31.
> > > > > +      * Check if bits 16-31 are set to identify TINT interrupts.
> > > > >        */
> > > > > -     if (hwirq >= ICU_TINT_START) {
> > > > > -             tint = ICU_TINT_EXTRACT_GPIOINT(hwirq);
> > > > > +     tint = ICU_TINT_EXTRACT_GPIOINT(hwirq);
> > > > > +     if (tint) {
> > > >
> > > > Is tint == 0 does not happen??  I mean GPIOint == 0 is invalid??
> > > >
> > > For the P0_0 case, tint = 0 and hwirq == ICU_TINT_EXTRACT_HWIRQ(hwirq).
> > > In this situation, we do not need to enter the if condition.
> >
> > You mean, no need to do the belowcheck if tint =0. But do only this check if tint > 0.
> >
> No, I meant we didn't need to re-extract hwirq.
> 
> > if (hwirq < ICU_TINT_START)
> Ok, to do this check I will update the if check to below so that the above check is done.
> 
> if (tint || (hwirq >= ICU_TINT_START && hwirq <= ICU_TINT_LAST)) {

But this will skip the hwirq invalid entry?? for eg:- tint=0, hwirq=2

if (hwirq < ICU_TINT_START)
	return -EINVAL;

Cheers,
Biju