linux-kernel - Re: [PATCH v3 0/9] Add RZ/G3L IRQC support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <87ecmy14s2.ffs@tglx>
Date: Fri, 06 Feb 2026 12:37:49 +0100
From: Thomas Gleixner <tglx@...nel.org>
To: Biju <biju.das.au@...il.com>, Rob Herring <robh@...nel.org>, Krzysztof
 Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, Geert
 Uytterhoeven <geert+renesas@...der.be>, Magnus Damm
 <magnus.damm@...il.com>
Cc: Biju Das <biju.das.jz@...renesas.com>, Lad Prabhakar
 <prabhakar.mahadev-lad.rj@...renesas.com>, linux-kernel@...r.kernel.org,
 devicetree@...r.kernel.org, linux-renesas-soc@...r.kernel.org, Biju Das
 <biju.das.au@...il.com>
Subject: Re: [PATCH v3 0/9] Add RZ/G3L IRQC support

On Fri, Feb 06 2026 at 11:16, Biju wrote:
> From: Biju Das <biju.das.jz@...renesas.com>
>
> The IRQC block on RZ/G3L SoC is almost identical to one found on the
> RZ/G3S SoC with the difference like it support more External IRQs, GPT
> Error Interrupts and also has additional registers for GPT/MTU IRQ
> selection, shared IRQ selection between external IRQ and TINT.
>
> It has 16 external interrupts of which 8 interrupts are shared with
> TINT[24:31] and are mutually exclusive. The external IRQ/TINT IRQ
> selection is based on a register in the ICU block.

Can you please give people the time to actually look at your patches
before you repost the full series every other day?