| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <cover.1770382796.git.antoniu.miclaus@analog.com>
Date: Fri, 6 Feb 2026 15:08:19 +0200
From: Antoniu Miclaus <antoniu.miclaus@...log.com>
To: Antoniu Miclaus <antoniu.miclaus@...log.com>,
Lars-Peter Clausen
<lars@...afoo.de>,
Michael Hennerich <Michael.Hennerich@...log.com>,
"Jonathan Cameron" <jic23@...nel.org>,
David Lechner <dlechner@...libre.com>,
Nuno Sá <nuno.sa@...log.com>,
Andy Shevchenko
<andy@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski
<krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, <linux-iio@...r.kernel.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: [PATCH 0/6] iio: adc: ad4080: add support for AD4082, AD4085 and AD4088
Add support for AD4082, AD4085 and AD4088 SAR ADCs to the existing
ad4080 driver:
- AD4082: 20-bit SAR ADC with LVDS CNV clock count max of 8
- AD4085: 16-bit SAR ADC with LVDS CNV clock count max of 8
- AD4088: 14-bit SAR ADC with LVDS CNV clock count max of 8
These devices share the same register map as AD4080 but differ in
resolution and LVDS CNV clock count maximum values.
Antoniu Miclaus (6):
dt-bindings: iio: adc: adi,ad4080: add support for AD4082
iio: adc: ad4080: add support for AD4082
dt-bindings: iio: adc: adi,ad4080: add support for AD4085
iio: adc: ad4080: add support for AD4085
dt-bindings: iio: adc: adi,ad4080: add support for AD4088
iio: adc: ad4080: add support for AD4088
.../bindings/iio/adc/adi,ad4080.yaml | 3 ++
drivers/iio/adc/ad4080.c | 45 +++++++++++++++++++
2 files changed, 48 insertions(+)
--
2.43.0
Powered by blists - more mailing lists