linux-kernel - Re: [PATCH v4 10/20] dt-bindings: display: bridge: renesas,dsi: Add support for RZ/G3E SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <177068268250.2177961.13459546326597874034.robh@kernel.org>
Date: Mon, 9 Feb 2026 18:18:03 -0600
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Tommaso Merciai <tommaso.merciai.xr@...renesas.com>
Cc: geert@...ux-m68k.org, Conor Dooley <conor+dt@...nel.org>,
	biju.das.jz@...renesas.com, Maxime Ripard <mripard@...nel.org>,
	Magnus Damm <magnus.damm@...il.com>,
	linux-renesas-soc@...r.kernel.org, linux-clk@...r.kernel.org,
	Michael Turquette <mturquette@...libre.com>,
	linux-kernel@...r.kernel.org,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
	dri-devel@...ts.freedesktop.org,
	Geert Uytterhoeven <geert+renesas@...der.be>,
	Stephen Boyd <sboyd@...nel.org>,
	Laurent Pinchart <laurent.pinchart+renesas@...asonboard.com>,
	Thomas Zimmermann <tzimmermann@...e.de>, tomm.merciai@...il.com,
	laurent.pinchart@...asonboard.com, Simona Vetter <simona@...ll.ch>,
	devicetree@...r.kernel.org, David Airlie <airlied@...il.com>
Subject: Re: [PATCH v4 10/20] dt-bindings: display: bridge: renesas,dsi: Add
 support for RZ/G3E SoC


On Mon, 02 Feb 2026 12:57:41 +0100, Tommaso Merciai wrote:
> The MIPI DSI interface on the RZ/G3E SoC is nearly identical to that of
> the RZ/V2H(P) SoC, except that this have 2 input port and can use vclk1
> or vclk2 as DSI Video clock, depending on the selected port.
> 
> To accommodate these differences, a SoC-specific
> `renesas,r9a09g047-mipi-dsi` compatible string has been added for the
> RZ/G3E SoC.
> 
> Signed-off-by: Tommaso Merciai <tommaso.merciai.xr@...renesas.com>
> ---
> v1->v2:
>  - Removed oneOf from clocks property, which is no sufficient to
>    differentiate between RZ/G3E, RZ/V2H(P) and RZ/G2L.
>    In particular both RZ/G3E and RZ/G2L have 6 clocks with different
>    meanings.
>  - Use the already exist vclk instead of vclk1 for RZ/G3E DSI bindings.
>  - Updated the allOf section accordingly.
> 
> v2->v3:
>  - No changes.
> 
> v3->v4:
>  - No changes.
> 
>  .../bindings/display/bridge/renesas,dsi.yaml  | 144 +++++++++++++-----
>  1 file changed, 109 insertions(+), 35 deletions(-)
> 

Reviewed-by: Rob Herring (Arm) <robh@...nel.org>