[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20070509.024614.48396047.davem@davemloft.net>
Date: Wed, 09 May 2007 02:46:14 -0700 (PDT)
From: David Miller <davem@...emloft.net>
To: andi@...stfloor.org
Cc: rick.jones2@...com, netdev@...r.kernel.org
Subject: Re: smp_affinity, MSI-X and 2.6.21.1
From: Andi Kleen <andi@...stfloor.org>
Date: 09 May 2007 12:35:29 +0200
> Rick Jones <rick.jones2@...com> writes:
>
> > Folks -
> >
> > Is it a bug, or a feature that after changing a device's smp_affinity
> > via echo "N" >> /proc/irq/M/smp_affinity that the new mask isn't
> > visible via cat /proc/irq/M/smp_affinity until after actual interrupts
> > are taken?
>
> Intel chipsets can only safely update affinity during interrupt processing.
> You see a side effect of the code implementing this restriction.
That's true, but we are talking about software state so in some sense
it might be better that the affinity-to-be is reported to the user in
this case.
Delayed register updates are an implementation detail the user does
not need to know about here.
-
To unsubscribe from this list: send the line "unsubscribe netdev" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Powered by blists - more mailing lists