[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <fa686aa40905140700k3ca28ac0m74c9c161ad538abc@mail.gmail.com>
Date: Thu, 14 May 2009 08:00:33 -0600
From: Grant Likely <grant.likely@...retlab.ca>
To: Piotr Zięcik <kosmo@...ihalf.com>
Cc: Wolfgang Denk <wd@...x.de>, Scott Wood <scottwood@...escale.com>,
John Rigby <jrigby@...il.com>, linuxppc-dev@...abs.org,
Detlev Zundel <dzu@...x.de>, netdev@...r.kernel.org,
Kumar Gala <galak@...nel.crashing.org>,
Becky Bruce <Becky.Bruce@...escale.com>
Subject: Re: [PATCH 02/12] fs_enet: Add MPC5121 FEC support.
2009/5/14 Piotr Zięcik <kosmo@...ihalf.com>:
> Thursday 07 May 2009 00:39:25 Grant Likely napisał(a):
>> >> 512x are enabled in the same kernel?
>> >
>> > Hm... both architectures look sufficiently different to me that I
>> > don't see sense in trying such a thing. Do you think that needs to be
>> > supported?
>>
>> Yes! :-) It's not hard to do and it keeps the driver cleaner
>> (IMNSHO). I don't think it is quite possible at the moment due to
>> cache coherency issues, but with Becky's recently merged dma ops
>> changes it should be fixable.
>
> Could you elaborate on the cache coherency issues in MPC5121
> FEC context? Especially how these issues are related to the driver
> binary compatibility.
>
> MPC5121 support was added to drivers/net/fs_enet. MPC52xx uses
> drivers/net/fec_mpc52xx.c. Do you think that creating one universal
> driver from these two is now possible? You said that it should be easy,
> however you also said that cache coherency issues makes this imposible.
Not impossible. Hard.
The mpc5200 is a cache coherent part. Bestcomm memory accesses are
noticed (snooped) by the cache, and it will flush out cache lines
appropriately to maintain coherency.
The mpc5121 bus design is non-coherent. The e300 core is essentially
the same as on the 5200, and the core can do snooping, but the
multiport memory controller on the 5121 doesn't support bus snooping
so the cache is not automatically maintained in a consistent state.
On this part Linux needs to manually flush the relevant cache lines
before initiating DMA transfers, and invalidiate them afterwards.
All of this doesn't actually affect the driver code at all. It's all
handled by the kernel and the DMA apis. What it does affect is
multiplatform kernels. The DMA behaviour is set at compile time, not
run time, depending on the setting of CONFIG_NON_COHERENT_CACHE (see
arch/powerpc/platforms/Kconfig.cputype). A kernel which has it on
won't run properly on a platform which has it off, and visa-versa.
So, while the MPC5200 and MPC5121 (and MPC83xx) all have the same
core, it isn't currently possible to build a single kernel which will
boot on both the MPC5200 and the MPC5121. The solution (i think) is
to kill CONFIG_NON_COHERENT_CACHE and have the platform setup code set
the appropriate dmaops at platform init time.
Cheers,
g.
>
> --
> Best Regards.
> Piotr Ziecik
>
--
Grant Likely, B.Sc., P.Eng.
Secret Lab Technologies Ltd.
--
To unsubscribe from this list: send the line "unsubscribe netdev" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Powered by blists - more mailing lists