netdev - Re: [PATCH] phy: add the IC+ IP1001 driver

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:	Fri, 10 Dec 2010 17:48:53 -0600
From:	Andy Fleming <afleming@...il.com>
To:	Peppe CAVALLARO <peppe.cavallaro@...com>
Cc:	"netdev@...r.kernel.org" <netdev@...r.kernel.org>
Subject: Re: [PATCH] phy: add the IC+ IP1001 driver

On Thu, Dec 9, 2010 at 3:05 AM, Peppe CAVALLARO <peppe.cavallaro@...com> wrote:
> This patch adds the IC+ IP1001 (Gigabit Ethernet Transceiver) driver.
> I've had to add an additional delay (2ns) to adjust RX clock phase at
> GMII/ RGMII interface (according to the PHY data-sheet). This helps to
> have the RGMII working on some ST platforms.
>
> Signed-off-by: Giuseppe Cavallaro <peppe.cavallaro@...com>
> ---
>  drivers/net/phy/Kconfig  |    2 +-
>  drivers/net/phy/icplus.c |   59 ++++++++++++++++++++++++++++++++++++++++++----
>  2 files changed, 55 insertions(+), 6 deletions(-)
>
> diff --git a/drivers/net/phy/Kconfig b/drivers/net/phy/Kconfig
> index cb3d13e..35fda5a 100644
> --- a/drivers/net/phy/Kconfig
> +++ b/drivers/net/phy/Kconfig
> @@ -64,7 +64,7 @@ config BCM63XX_PHY
>  config ICPLUS_PHY
>        tristate "Drivers for ICPlus PHYs"
>        ---help---
> -         Currently supports the IP175C PHY.
> +         Currently supports the IP175C and IP1001 PHYs.
>
>  config REALTEK_PHY
>        tristate "Drivers for Realtek PHYs"
> diff --git a/drivers/net/phy/icplus.c b/drivers/net/phy/icplus.c
> index c1d2d25..9a09e24 100644
> --- a/drivers/net/phy/icplus.c
> +++ b/drivers/net/phy/icplus.c
> @@ -30,7 +30,7 @@
>  #include <asm/irq.h>
>  #include <asm/uaccess.h>
>
> -MODULE_DESCRIPTION("ICPlus IP175C PHY driver");
> +MODULE_DESCRIPTION("ICPlus IP175C/IC1001 PHY drivers");
>  MODULE_AUTHOR("Michael Barkowski");
>  MODULE_LICENSE("GPL");
>
> @@ -89,6 +89,33 @@ static int ip175c_config_init(struct phy_device *phydev)
>        return 0;
>  }
>
> +static int ip1001_config_init(struct phy_device *phydev)
> +{
> +       int err, value;
> +
> +       /* Software Reset PHY */
> +       value = phy_read(phydev, MII_BMCR);
> +       value |= BMCR_RESET;
> +       err = phy_write(phydev, MII_BMCR, value);
> +       if (err < 0)
> +               return err;
> +
> +       do {
> +               value = phy_read(phydev, MII_BMCR);
> +       } while (value & BMCR_RESET);
> +
> +       /* Additional delay (2ns) used to adjust RX clock phase
> +        * at GMII/ RGMII interface */
> +       value = phy_read(phydev, 16);
> +       value |= 0x3;


Two things:
1) Is this generic for all instances of this PHY, or only for the
particular board you're using?  Frequently these sorts of clock
adjustments are done to deal with skew on the lines between the PHY
and the NIC.  If this is a board-specific change, consider using a
board fixup or passing a flag from the NIC.

2) Can we have names for register 16 and value 0x3?

Andy
--
To unsubscribe from this list: send the line "unsubscribe netdev" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html