netdev - Re: [PATCH v2 1/1 net] enet: fec: fix fail resume from suspend state

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <CAOMZO5BQffpdQtwh7kYsPy9ymCh=95M0YdBY4KqTD+vbcteBjg@mail.gmail.com>
Date:	Fri, 12 Apr 2013 17:01:03 -0300
From:	Fabio Estevam <festevam@...il.com>
To:	list-09@...c.de
Cc:	Frank Li <Frank.Li@...escale.com>, netdev@...r.kernel.org,
	u.kleine-koenig@...gutronix.de, lznuaa@...il.com,
	shawn.guo@...aro.org, davem@...emloft.net,
	linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v2 1/1 net] enet: fec: fix fail resume from suspend state

Hi Markus,

On Fri, Apr 12, 2013 at 12:32 PM, Markus Niebel <list-09@...c.de> wrote:

> Which clock is connected to the PHY? Is it the enet_clock generated by i.MX28? Is the connection between PHY and i.MX28 RMII?

Yes, on mx28evk it is the ENET_CLK pin on mx28 that drives the LAN8270
PHY clock. The connection is RMII.


> If the FEC goes through a reset the clock generated by i.MX28 may switched to MII (25 MHz). Maybe the PHY gets confused if it is working in RMII mode.
>

Thanks for the suggestion, but I also tried not to turn off/on the
enet_clk and the issue also happens when enet_clk is kept constantly
at 50MHz.
--
To unsubscribe from this list: send the line "unsubscribe netdev" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html