[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <5457B2BB.9050807@pengutronix.de>
Date: Mon, 03 Nov 2014 17:52:11 +0100
From: Marc Kleine-Budde <mkl@...gutronix.de>
To: Dong Aisheng <b29396@...escale.com>, linux-can@...r.kernel.org
CC: wg@...ndegger.com, varkabhadram@...il.com, netdev@...r.kernel.org,
socketcan@...tkopp.net, linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH 4/7] can: m_can: add a bit delay after setting CCCR_INIT
bit
On 10/29/2014 11:45 AM, Dong Aisheng wrote:
> The spec mentions there may be a delay until the value written to
> INIT can be read back due to the synchronization mechanism between the
> two clock domains. But it does not indicate the exact clock cycles needed.
> The 5us delay is a test value and seems ok.
>
> Without the delay, CCCR.CCE bit may fail to be set and then the
> initialization fail sometimes when do repeatly up and down.
>
> Signed-off-by: Dong Aisheng <b29396@...escale.com>
Applied to can/master.
Thanks,
Marc
--
Pengutronix e.K. | Marc Kleine-Budde |
Industrial Linux Solutions | Phone: +49-231-2826-924 |
Vertretung West/Dortmund | Fax: +49-5121-206917-5555 |
Amtsgericht Hildesheim, HRA 2686 | http://www.pengutronix.de |
Download attachment "signature.asc" of type "application/pgp-signature" (820 bytes)
Powered by blists - more mailing lists