lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20150716214415.GA8407@electric-eye.fr.zoreil.com>
Date:	Thu, 16 Jul 2015 23:44:15 +0200
From:	Francois Romieu <romieu@...zoreil.com>
To:	Corcodel Marian <corcodel.marian@...il.com>
Cc:	netdev@...r.kernel.org
Subject: Re: [PATCH net-next]r8169: set bits on Register Interrupt status on
 limit

Corcodel Marian <corcodel.marian@...il.com> :
> Set bits on register Interrupt status on limits by
> configuration(critical).
> On chips not alls bits is in use and some is reserved this patch solve
> this issue.

Did you experience a real bug or is it a theoretical issue ?

I don't mind experimental stuff provided:
- it's tested
- it's explained
- some effort has been done to know what Realtek has to say about it

Call me retentive but the explanations are mildly clear.

-- 
Ueimor
--
To unsubscribe from this list: send the line "unsubscribe netdev" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ