[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1453394288.1223.368.camel@edumazet-glaptop2.roam.corp.google.com>
Date: Thu, 21 Jan 2016 08:38:08 -0800
From: Eric Dumazet <eric.dumazet@...il.com>
To: Jesper Dangaard Brouer <brouer@...hat.com>
Cc: Tom Herbert <tom@...bertland.com>,
Or Gerlitz <gerlitz.or@...il.com>,
David Miller <davem@...emloft.net>,
Eric Dumazet <edumazet@...gle.com>,
Linux Netdev List <netdev@...r.kernel.org>,
Alexander Duyck <alexander.duyck@...il.com>,
Alexei Starovoitov <alexei.starovoitov@...il.com>,
Daniel Borkmann <borkmann@...earbox.net>,
Marek Majkowski <marek@...udflare.com>,
Hannes Frederic Sowa <hannes@...essinduktion.org>,
Florian Westphal <fw@...len.de>,
Paolo Abeni <pabeni@...hat.com>,
John Fastabend <john.r.fastabend@...el.com>,
Amir Vadai <amirva@...il.com>
Subject: Re: Optimizing instruction-cache, more packets at each stage
On Thu, 2016-01-21 at 12:27 +0100, Jesper Dangaard Brouer wrote:
> In my experiments, where I extract several packet before calling
> napi_gro_receive(), and I also delay calling eth_type_trans(). Most of
> my speedup comes from this trick, as the prefetch() now that enough
> time.
It really depends on the cpu.
Many cpus have very poor prefetch performance.
prefetch instructions are lazily defined by Intel/AMD
Ivy Bridge prefetcher for example is known to be not that good.
http://www.agner.org/optimize/blog/read.php?i=415
http://www.agner.org/optimize/blog/read.php?i=285
https://groups.google.com/forum/#!topic/comp.arch/71wnqr_F9sw
Really, refrain from adding stuff that might look good one one cpu.
Powered by blists - more mailing lists