lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 25 Apr 2016 10:37:42 +1000 From: Simon Horman <horms@...ge.net.au> To: Sergei Shtylyov <sergei.shtylyov@...entembedded.com> Cc: netdev@...r.kernel.org, linux-renesas-soc@...r.kernel.org Subject: Re: [PATCH 2/2] sh_eth: rename ARSTR register bit On Sun, Apr 24, 2016 at 11:46:15PM +0300, Sergei Shtylyov wrote: > The Renesas RZ/A1H manual names the software reset bit in the software reset > register (ARSTR) ARST which makes a bit more sense than the ARSTR_ARSTR name > used now by the driver -- rename the latter to ARSTR_ARST. > > Signed-off-by: Sergei Shtylyov <sergei.shtylyov@...entembedded.com> Reviewed-by: Simon Horman <horms+renesas@...ge.net.au>
Powered by blists - more mailing lists