netdev - Re: Micrel Phy KSZ8031 clock select setting in dts

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <bda2a612-37fd-9b73-5aad-6bc62ac2f520@cogentembedded.com>
Date:	Fri, 17 Jun 2016 16:48:05 +0300
From:	Sergei Shtylyov <sergei.shtylyov@...entembedded.com>
To:	Oliver Graute <oliver.graute@...il.com>, netdev@...r.kernel.org
Cc:	f.fainelli@...il.com, johan@...nel.org, bth@...strup.dk,
	s.hauer@...gutronix.de
Subject: Re: Micrel Phy KSZ8031 clock select setting in dts

On 06/17/2016 04:04 PM, Oliver Graute wrote:

> I try to enable a Micrel KSZ8031 in my imx6ul board device tree. But i'am
> struggeling with the setting for KSZPHY_RMII_REF_CLK_SEL BIT(7). In my
> revision of this Micrel KSZ8031 Phy the Bit(7) has to be true. The 0x1f
> register must be 0x8180.
>
> How can I configure this register setting into my DTS?
>
> I already checked Documentation/devicetree/bindings/net/micrel.txt
>
> but i'am not sure if this still up to date. There where some reworks
> after git commit 86dc1342
>
> some other commits related to this Phy clock setting I checked
>
> commit 1fadee0c3
> commit b838b4aced
>
> my non working device tree blob for the phy is:
>
> &fec1 {
> 	pinctrl-names = "default";
> 	pinctrl-0 = <&pinctrl_enet1>;
> 	phy-mode = "rmii";
> 	rmmi-ref-clk-sel = <1>;
> 	phy-handle = <&ethphy0>;
> 	status = "okay";
>
> 	mdio {
> 		#address-cells = <1>;
> 		#size-cells = <0>;
>
> 		ethphy0: ethernet-phy@0 {
> 			compatible = "micrel,ksz8031";
> 			reg = <0>;
> 		};
> 	};
> };
>
>
> some clue how to configure this phy register setting correctly?

    Tried specifying "micrel,rmii-reference-clock-select-25-mhz" property in 
the PHY node?

> Best regards,
>
> Oliver

MBR, Sergei