lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <9f2fd410-f521-4ae1-92ed-572aa84cee46@cogentembedded.com> Date: Sun, 28 Aug 2016 21:31:01 +0300 From: Sergei Shtylyov <sergei.shtylyov@...entembedded.com> To: Chris Brandt <chris.brandt@...esas.com>, "David S . Miller" <davem@...emloft.net> Cc: Simon Horman <horms+renesas@...ge.net.au>, Geert Uytterhoeven <geert+renesas@...der.be>, Daniel Palmer <daniel@...f.com>, netdev@...r.kernel.org, linux-renesas-soc@...r.kernel.org Subject: Re: [PATCH] net: ethernet: renesas: sh_eth: do not access POST registers if not exist Hello. Oh, and I'll have to correct your language and terminology. :-/ Should be "if they don't exist" in the subject. On 08/26/2016 11:01 PM, Chris Brandt wrote: > The RZ/A1 has a TSU, but since it only has one Ethernet port, it does not > have POST registers. Therefore, if you try to write to register index > TSU_POST1 (which will be FFFF because it does not exist), It's not a register index which is 0xFFFF but the register offset (fetched from a layout table using the index). > it will either panic or corrupt memory elsewhere. > > Reported-by: Daniel Palmer <daniel@...f.com> > Signed-off-by: Chris Brandt <chris.brandt@...esas.com> [...] MBR, Sergei
Powered by blists - more mailing lists