netdev - Re: [net-next 06/14] ixgbe: Update driver to make use of DMA attributes in Rx path

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <CAKgT0UffTh8RJZJ=s5TjuO23vo-rLdy4K3nZk_pBf4StaC4npQ@mail.gmail.com>
Date:   Fri, 17 Feb 2017 08:20:31 -0800
From:   Alexander Duyck <alexander.duyck@...il.com>
To:     maowenan <maowenan@...wei.com>
Cc:     Jeff Kirsher <jeffrey.t.kirsher@...el.com>,
        "davem@...emloft.net" <davem@...emloft.net>,
        Alexander Duyck <alexander.h.duyck@...el.com>,
        "netdev@...r.kernel.org" <netdev@...r.kernel.org>,
        "nhorman@...hat.com" <nhorman@...hat.com>,
        "sassmann@...hat.com" <sassmann@...hat.com>,
        "jogreene@...hat.com" <jogreene@...hat.com>
Subject: Re: [net-next 06/14] ixgbe: Update driver to make use of DMA
 attributes in Rx path

On Thu, Feb 16, 2017 at 11:27 PM, maowenan <maowenan@...wei.com> wrote:
>
>
>> -----Original Message-----
>> From: netdev-owner@...r.kernel.org [mailto:netdev-owner@...r.kernel.org]
>> On Behalf Of Jeff Kirsher
>> Sent: Thursday, February 16, 2017 8:51 PM
>> To: davem@...emloft.net
>> Cc: Alexander Duyck; netdev@...r.kernel.org; nhorman@...hat.com;
>> sassmann@...hat.com; jogreene@...hat.com; Jeff Kirsher
>> Subject: [net-next 06/14] ixgbe: Update driver to make use of DMA attributes in
>> Rx path
>>
>> From: Alexander Duyck <alexander.h.duyck@...el.com>
>>
>> This patch adds support for DMA_ATTR_SKIP_CPU_SYNC and
>> DMA_ATTR_WEAK_ORDERING.  By enabling both of these for the Rx path we
>> are able to see performance improvements on architectures that implement
>> either one due to the fact that page mapping and unmapping only has to sync
>> what is actually being used instead of the entire buffer.  In addition by
>> enabling the weak ordering attribute enables a performance improvement for
>> architectures that can associate a memory ordering with a DMA buffer such as
>> Sparc.
>>
>> Signed-off-by: Alexander Duyck <alexander.h.duyck@...el.com>
>> Tested-by: Andrew Bowers <andrewx.bowers@...el.com>
>> Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@...el.com>
>> ---
>>  drivers/net/ethernet/intel/ixgbe/ixgbe.h      |  3 ++
>>  drivers/net/ethernet/intel/ixgbe/ixgbe_main.c | 56
>> ++++++++++++++++++---------
>>  2 files changed, 40 insertions(+), 19 deletions(-)

<snip>

>
> Hi Alex,
> Is this patch available for arm64? I remember that it needs IOMMU support, right?

I assume you are talking about the DMA_ATTR_WEAK_ORDERING DMA
attribute, and no, it is not available for arm64 last I knew.  It is
related to IOMMU specific attributes available on some SPARC and
PowerPC Cell architectures.

The bit that provides any additional througput on arm related to these
patches is the fact that we sync only the size of the buffer received
now instead of the entire buffer, and that we are only syncing the
region that will be written to by the device when we perform the sync
for the device.  On architectures with non-trivial sync operations
restricting the size to only what is needed should result in a nice
bump up in performance.

- Alex