lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 15 Mar 2017 14:06:24 +0300 From: Sergei Shtylyov <sergei.shtylyov@...entembedded.com> To: Corentin Labbe <clabbe.montjoie@...il.com>, robh+dt@...nel.org, mark.rutland@....com, maxime.ripard@...e-electrons.com, wens@...e.org, linux@...linux.org.uk, catalin.marinas@....com, will.deacon@....com, peppe.cavallaro@...com, alexandre.torgue@...com, davem@...emloft.net Cc: f.fainelli@...il.com, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, netdev@...r.kernel.org, linux-arm-kernel@...ts.infradead.org Subject: Re: [PATCH v2 14/20] ARM64: dts: sun50i-a64: Add dt node for the syscon control module Hello! On 3/14/2017 5:18 PM, Corentin Labbe wrote: > This patch add the dt node for the syscon register present on the > Allwinner A64. > > Only two register are present in this syscon and the only one useful is > the one dedicated to EMAC clock. > > Signed-off-by: Corentin Labbe <clabbe.montjoie@...il.com> > --- > arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi > index 1c64ea2..3b09af2 100644 > --- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi > +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi > @@ -121,6 +121,12 @@ > #size-cells = <1>; > ranges; > > + syscon: syscon@...00000 { > + compatible = "syscon", > + "allwinner,sun8i-h3-system-controller"; the right order of values in this prop is from more to less specific. [...] MBR, Sergei
Powered by blists - more mailing lists